stm32f1xx_it.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f1xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * Copyright (c) 2024 STMicroelectronics.
  10. * All rights reserved.
  11. *
  12. * This software is licensed under terms that can be found in the LICENSE file
  13. * in the root directory of this software component.
  14. * If no LICENSE file comes with this software, it is provided AS-IS.
  15. *
  16. ******************************************************************************
  17. */
  18. /* USER CODE END Header */
  19. /* Includes ------------------------------------------------------------------*/
  20. #include "main.h"
  21. #include "stm32f1xx_it.h"
  22. /* Private includes ----------------------------------------------------------*/
  23. /* USER CODE BEGIN Includes */
  24. #include "usart.h"
  25. /* USER CODE END Includes */
  26. /* Private typedef -----------------------------------------------------------*/
  27. /* USER CODE BEGIN TD */
  28. /* USER CODE END TD */
  29. /* Private define ------------------------------------------------------------*/
  30. /* USER CODE BEGIN PD */
  31. /* USER CODE END PD */
  32. /* Private macro -------------------------------------------------------------*/
  33. /* USER CODE BEGIN PM */
  34. /* USER CODE END PM */
  35. /* Private variables ---------------------------------------------------------*/
  36. /* USER CODE BEGIN PV */
  37. /* USER CODE END PV */
  38. /* Private function prototypes -----------------------------------------------*/
  39. /* USER CODE BEGIN PFP */
  40. /* USER CODE END PFP */
  41. /* Private user code ---------------------------------------------------------*/
  42. /* USER CODE BEGIN 0 */
  43. /* USER CODE END 0 */
  44. /* External variables --------------------------------------------------------*/
  45. extern CAN_HandleTypeDef hcan;
  46. extern RTC_HandleTypeDef hrtc;
  47. extern TIM_HandleTypeDef htim2;
  48. extern TIM_HandleTypeDef htim3;
  49. extern DMA_HandleTypeDef hdma_uart4_rx;
  50. extern DMA_HandleTypeDef hdma_uart4_tx;
  51. extern DMA_HandleTypeDef hdma_usart1_rx;
  52. extern DMA_HandleTypeDef hdma_usart1_tx;
  53. extern DMA_HandleTypeDef hdma_usart2_rx;
  54. extern DMA_HandleTypeDef hdma_usart2_tx;
  55. extern DMA_HandleTypeDef hdma_usart3_rx;
  56. extern DMA_HandleTypeDef hdma_usart3_tx;
  57. extern UART_HandleTypeDef huart4;
  58. extern UART_HandleTypeDef huart5;
  59. extern UART_HandleTypeDef huart1;
  60. extern UART_HandleTypeDef huart2;
  61. extern UART_HandleTypeDef huart3;
  62. extern TIM_HandleTypeDef htim1;
  63. /* USER CODE BEGIN EV */
  64. /* USER CODE END EV */
  65. /******************************************************************************/
  66. /* Cortex-M3 Processor Interruption and Exception Handlers */
  67. /******************************************************************************/
  68. /**
  69. * @brief This function handles Non maskable interrupt.
  70. */
  71. void NMI_Handler(void)
  72. {
  73. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74. /* USER CODE END NonMaskableInt_IRQn 0 */
  75. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  76. while (1)
  77. {
  78. }
  79. /* USER CODE END NonMaskableInt_IRQn 1 */
  80. }
  81. /**
  82. * @brief This function handles Hard fault interrupt.
  83. */
  84. void HardFault_Handler(void)
  85. {
  86. /* USER CODE BEGIN HardFault_IRQn 0 */
  87. /* USER CODE END HardFault_IRQn 0 */
  88. while (1)
  89. {
  90. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  91. /* USER CODE END W1_HardFault_IRQn 0 */
  92. }
  93. }
  94. /**
  95. * @brief This function handles Memory management fault.
  96. */
  97. void MemManage_Handler(void)
  98. {
  99. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  100. /* USER CODE END MemoryManagement_IRQn 0 */
  101. while (1)
  102. {
  103. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  104. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  105. }
  106. }
  107. /**
  108. * @brief This function handles Prefetch fault, memory access fault.
  109. */
  110. void BusFault_Handler(void)
  111. {
  112. /* USER CODE BEGIN BusFault_IRQn 0 */
  113. /* USER CODE END BusFault_IRQn 0 */
  114. while (1)
  115. {
  116. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  117. /* USER CODE END W1_BusFault_IRQn 0 */
  118. }
  119. }
  120. /**
  121. * @brief This function handles Undefined instruction or illegal state.
  122. */
  123. void UsageFault_Handler(void)
  124. {
  125. /* USER CODE BEGIN UsageFault_IRQn 0 */
  126. /* USER CODE END UsageFault_IRQn 0 */
  127. while (1)
  128. {
  129. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  130. /* USER CODE END W1_UsageFault_IRQn 0 */
  131. }
  132. }
  133. /**
  134. * @brief This function handles Debug monitor.
  135. */
  136. void DebugMon_Handler(void)
  137. {
  138. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  139. /* USER CODE END DebugMonitor_IRQn 0 */
  140. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  141. /* USER CODE END DebugMonitor_IRQn 1 */
  142. }
  143. /******************************************************************************/
  144. /* STM32F1xx Peripheral Interrupt Handlers */
  145. /* Add here the Interrupt Handlers for the used peripherals. */
  146. /* For the available peripheral interrupt handler names, */
  147. /* please refer to the startup file (startup_stm32f1xx.s). */
  148. /******************************************************************************/
  149. /**
  150. * @brief This function handles RTC global interrupt.
  151. */
  152. void RTC_IRQHandler(void)
  153. {
  154. /* USER CODE BEGIN RTC_IRQn 0 */
  155. /* USER CODE END RTC_IRQn 0 */
  156. HAL_RTCEx_RTCIRQHandler(&hrtc);
  157. /* USER CODE BEGIN RTC_IRQn 1 */
  158. /* USER CODE END RTC_IRQn 1 */
  159. }
  160. /**
  161. * @brief This function handles DMA1 channel2 global interrupt.
  162. */
  163. void DMA1_Channel2_IRQHandler(void)
  164. {
  165. /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  166. /* USER CODE END DMA1_Channel2_IRQn 0 */
  167. HAL_DMA_IRQHandler(&hdma_usart3_tx);
  168. /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  169. /* USER CODE END DMA1_Channel2_IRQn 1 */
  170. }
  171. /**
  172. * @brief This function handles DMA1 channel3 global interrupt.
  173. */
  174. void DMA1_Channel3_IRQHandler(void)
  175. {
  176. /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  177. /* USER CODE END DMA1_Channel3_IRQn 0 */
  178. HAL_DMA_IRQHandler(&hdma_usart3_rx);
  179. /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  180. /* USER CODE END DMA1_Channel3_IRQn 1 */
  181. }
  182. /**
  183. * @brief This function handles DMA1 channel4 global interrupt.
  184. */
  185. void DMA1_Channel4_IRQHandler(void)
  186. {
  187. /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  188. /* USER CODE END DMA1_Channel4_IRQn 0 */
  189. HAL_DMA_IRQHandler(&hdma_usart1_tx);
  190. /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  191. /* USER CODE END DMA1_Channel4_IRQn 1 */
  192. }
  193. /**
  194. * @brief This function handles DMA1 channel5 global interrupt.
  195. */
  196. void DMA1_Channel5_IRQHandler(void)
  197. {
  198. /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
  199. /* USER CODE END DMA1_Channel5_IRQn 0 */
  200. HAL_DMA_IRQHandler(&hdma_usart1_rx);
  201. /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
  202. /* USER CODE END DMA1_Channel5_IRQn 1 */
  203. }
  204. /**
  205. * @brief This function handles DMA1 channel6 global interrupt.
  206. */
  207. void DMA1_Channel6_IRQHandler(void)
  208. {
  209. /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
  210. /* USER CODE END DMA1_Channel6_IRQn 0 */
  211. HAL_DMA_IRQHandler(&hdma_usart2_rx);
  212. /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  213. /* USER CODE END DMA1_Channel6_IRQn 1 */
  214. }
  215. /**
  216. * @brief This function handles DMA1 channel7 global interrupt.
  217. */
  218. void DMA1_Channel7_IRQHandler(void)
  219. {
  220. /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
  221. /* USER CODE END DMA1_Channel7_IRQn 0 */
  222. HAL_DMA_IRQHandler(&hdma_usart2_tx);
  223. /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  224. /* USER CODE END DMA1_Channel7_IRQn 1 */
  225. }
  226. /**
  227. * @brief This function handles USB high priority or CAN TX interrupts.
  228. */
  229. void USB_HP_CAN1_TX_IRQHandler(void)
  230. {
  231. /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */
  232. /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  233. HAL_CAN_IRQHandler(&hcan);
  234. /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */
  235. /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
  236. }
  237. /**
  238. * @brief This function handles USB low priority or CAN RX0 interrupts.
  239. */
  240. void USB_LP_CAN1_RX0_IRQHandler(void)
  241. {
  242. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
  243. /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  244. HAL_CAN_IRQHandler(&hcan);
  245. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
  246. /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
  247. }
  248. /**
  249. * @brief This function handles CAN RX1 interrupt.
  250. */
  251. void CAN1_RX1_IRQHandler(void)
  252. {
  253. /* USER CODE BEGIN CAN1_RX1_IRQn 0 */
  254. /* USER CODE END CAN1_RX1_IRQn 0 */
  255. HAL_CAN_IRQHandler(&hcan);
  256. /* USER CODE BEGIN CAN1_RX1_IRQn 1 */
  257. /* USER CODE END CAN1_RX1_IRQn 1 */
  258. }
  259. /**
  260. * @brief This function handles CAN SCE interrupt.
  261. */
  262. void CAN1_SCE_IRQHandler(void)
  263. {
  264. /* USER CODE BEGIN CAN1_SCE_IRQn 0 */
  265. /* USER CODE END CAN1_SCE_IRQn 0 */
  266. HAL_CAN_IRQHandler(&hcan);
  267. /* USER CODE BEGIN CAN1_SCE_IRQn 1 */
  268. /* USER CODE END CAN1_SCE_IRQn 1 */
  269. }
  270. /**
  271. * @brief This function handles TIM1 update interrupt.
  272. */
  273. void TIM1_UP_IRQHandler(void)
  274. {
  275. /* USER CODE BEGIN TIM1_UP_IRQn 0 */
  276. /* USER CODE END TIM1_UP_IRQn 0 */
  277. HAL_TIM_IRQHandler(&htim1);
  278. /* USER CODE BEGIN TIM1_UP_IRQn 1 */
  279. /* USER CODE END TIM1_UP_IRQn 1 */
  280. }
  281. /**
  282. * @brief This function handles TIM2 global interrupt.
  283. */
  284. void TIM2_IRQHandler(void)
  285. {
  286. /* USER CODE BEGIN TIM2_IRQn 0 */
  287. /* USER CODE END TIM2_IRQn 0 */
  288. HAL_TIM_IRQHandler(&htim2);
  289. /* USER CODE BEGIN TIM2_IRQn 1 */
  290. /* USER CODE END TIM2_IRQn 1 */
  291. }
  292. /**
  293. * @brief This function handles TIM3 global interrupt.
  294. */
  295. void TIM3_IRQHandler(void)
  296. {
  297. /* USER CODE BEGIN TIM3_IRQn 0 */
  298. HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_9);
  299. /* USER CODE END TIM3_IRQn 0 */
  300. HAL_TIM_IRQHandler(&htim3);
  301. /* USER CODE BEGIN TIM3_IRQn 1 */
  302. /* USER CODE END TIM3_IRQn 1 */
  303. }
  304. /**
  305. * @brief This function handles USART1 global interrupt.
  306. */
  307. void USART1_IRQHandler(void)
  308. {
  309. /* USER CODE BEGIN USART1_IRQn 0 */
  310. uint32_t tmpFlag = 0;
  311. uint32_t temp;
  312. tmpFlag =__HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE); //获取IDLE标志位
  313. if((tmpFlag != RESET))//idle标志被置位
  314. {
  315. __HAL_UART_CLEAR_IDLEFLAG(&huart1);//清除标志位
  316. HAL_UART_DMAStop(&huart1);
  317. temp = __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);// 获取DMA中未传输的数据个数
  318. U1_485recvLength = BUFFER_SIZE - temp; //总计数减去未传输的数据个数,得到已经接收的数据个数
  319. U1_485reFlag = 1;//清除接收结束标志位
  320. U1_485recvLength = 0;//清除计数
  321. //**初始化测试
  322. //HAL_UART_Transmit_DMA(&huart1, U1_485recvBuff, U1_485recvLength);
  323. // U1_485reFlag = 0;//清除接收结束标志位
  324. // memset(U1_485recvBuff,0,U1_485recvLength);
  325. HAL_UART_Receive_DMA(&huart1, U1_485recvBuff, BUFFER_SIZE);//重新打开DMA接收,不然只能接收一次数据
  326. }
  327. /* USER CODE END USART1_IRQn 0 */
  328. HAL_UART_IRQHandler(&huart1);
  329. /* USER CODE BEGIN USART1_IRQn 1 */
  330. /* USER CODE END USART1_IRQn 1 */
  331. }
  332. /**
  333. * @brief This function handles USART2 global interrupt.
  334. */
  335. void USART2_IRQHandler(void)
  336. {
  337. /* USER CODE BEGIN USART2_IRQn 0 */
  338. /* USER CODE END USART2_IRQn 0 */
  339. HAL_UART_IRQHandler(&huart2);
  340. /* USER CODE BEGIN USART2_IRQn 1 */
  341. /* USER CODE END USART2_IRQn 1 */
  342. }
  343. /**
  344. * @brief This function handles USART3 global interrupt.
  345. */
  346. void USART3_IRQHandler(void)
  347. {
  348. /* USER CODE BEGIN USART3_IRQn 0 */
  349. /* USER CODE END USART3_IRQn 0 */
  350. HAL_UART_IRQHandler(&huart3);
  351. /* USER CODE BEGIN USART3_IRQn 1 */
  352. /* USER CODE END USART3_IRQn 1 */
  353. }
  354. /**
  355. * @brief This function handles UART4 global interrupt.
  356. */
  357. void UART4_IRQHandler(void)
  358. {
  359. /* USER CODE BEGIN UART4_IRQn 0 */
  360. uint32_t tmpFlag = 0;
  361. uint32_t temp;
  362. tmpFlag =__HAL_UART_GET_FLAG(&huart4,UART_FLAG_IDLE); //获取IDLE标志位
  363. if((tmpFlag != RESET))//idle标志被置位
  364. {
  365. __HAL_UART_CLEAR_IDLEFLAG(&huart4); //清除标志位
  366. HAL_UART_DMAStop(&huart4);
  367. temp = __HAL_DMA_GET_COUNTER(&hdma_uart4_rx); // 获取DMA中未传输的数据个数
  368. uint16_t recvLength = BUFFER_SIZE - temp - 2; //-2>去掉\r\n //总计数减去未传输的数据个数,得到已经接收的数据个数
  369. U4_4GreFlag = true;
  370. U4_4GrecvLength = recvLength;
  371. memcpy(U4_4GrecvBuff, &U4_4GrecvBuff[2], U4_4GrecvLength);
  372. HAL_UART_Receive_DMA(&huart4, U4_4GrecvBuff, BUFFER_SIZE); //重新打开DMA接收,不然只能接收一次数据
  373. }
  374. /* USER CODE END UART4_IRQn 0 */
  375. HAL_UART_IRQHandler(&huart4);
  376. /* USER CODE BEGIN UART4_IRQn 1 */
  377. /* USER CODE END UART4_IRQn 1 */
  378. }
  379. /**
  380. * @brief This function handles UART5 global interrupt.
  381. */
  382. void UART5_IRQHandler(void)
  383. {
  384. /* USER CODE BEGIN UART5_IRQn 0 */
  385. static int index = 0; // 用于记录存储到数组中的位置
  386. uint8_t data;
  387. if (index > 0 && __HAL_UART_GET_FLAG(&huart5, UART_FLAG_IDLE) == SET)
  388. {
  389. index = 0; // 将记录位置的变量重新置为0
  390. }
  391. if (__HAL_UART_GET_FLAG(&huart5, UART_FLAG_RXNE) == SET) // 检查是否接收到数据
  392. {
  393. data = huart5.Instance->DR; // 从接收寄存器中读取数据
  394. U5_BTrecvBuff1[index] = data; // 将数据存入数组中
  395. if (index < sizeof(U5_BTrecvBuff1) - 1) // 如果还没有接收到数组最大长度的字节
  396. {
  397. index++; // 将记录位置的变量加1
  398. }
  399. memset(U5_BTrecvBuff,0,index);
  400. U5_BTrecvLength = index;
  401. for (int i = 0; i < index; i++)
  402. {
  403. U5_BTrecvBuff[i] = U5_BTrecvBuff1[i];
  404. }
  405. U5_BTreFlag = true;
  406. }
  407. /* USER CODE END UART5_IRQn 0 */
  408. HAL_UART_IRQHandler(&huart5);
  409. /* USER CODE BEGIN UART5_IRQn 1 */
  410. /* USER CODE END UART5_IRQn 1 */
  411. }
  412. /**
  413. * @brief This function handles DMA2 channel3 global interrupt.
  414. */
  415. void DMA2_Channel3_IRQHandler(void)
  416. {
  417. /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  418. /* USER CODE END DMA2_Channel3_IRQn 0 */
  419. HAL_DMA_IRQHandler(&hdma_uart4_rx);
  420. /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */
  421. /* USER CODE END DMA2_Channel3_IRQn 1 */
  422. }
  423. /**
  424. * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  425. */
  426. void DMA2_Channel4_5_IRQHandler(void)
  427. {
  428. /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */
  429. /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  430. HAL_DMA_IRQHandler(&hdma_uart4_tx);
  431. /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */
  432. /* USER CODE END DMA2_Channel4_5_IRQn 1 */
  433. }
  434. /* USER CODE BEGIN 1 */
  435. /* USER CODE END 1 */