stm32f7xx_hal_nor.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298
  1. /**
  2. ******************************************************************************
  3. * @file stm32f7xx_hal_nor.h
  4. * @author MCD Application Team
  5. * @brief Header file of NOR HAL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10. *
  11. * Redistribution and use in source and binary forms, with or without modification,
  12. * are permitted provided that the following conditions are met:
  13. * 1. Redistributions of source code must retain the above copyright notice,
  14. * this list of conditions and the following disclaimer.
  15. * 2. Redistributions in binary form must reproduce the above copyright notice,
  16. * this list of conditions and the following disclaimer in the documentation
  17. * and/or other materials provided with the distribution.
  18. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  19. * may be used to endorse or promote products derived from this software
  20. * without specific prior written permission.
  21. *
  22. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32. *
  33. ******************************************************************************
  34. */
  35. /* Define to prevent recursive inclusion -------------------------------------*/
  36. #ifndef __STM32F7xx_HAL_NOR_H
  37. #define __STM32F7xx_HAL_NOR_H
  38. #ifdef __cplusplus
  39. extern "C" {
  40. #endif
  41. /* Includes ------------------------------------------------------------------*/
  42. #include "stm32f7xx_ll_fmc.h"
  43. /** @addtogroup STM32F7xx_HAL_Driver
  44. * @{
  45. */
  46. /** @addtogroup NOR
  47. * @{
  48. */
  49. /* Exported typedef ----------------------------------------------------------*/
  50. /** @defgroup NOR_Exported_Types NOR Exported Types
  51. * @{
  52. */
  53. /**
  54. * @brief HAL SRAM State structures definition
  55. */
  56. typedef enum
  57. {
  58. HAL_NOR_STATE_RESET = 0x00U, /*!< NOR not yet initialized or disabled */
  59. HAL_NOR_STATE_READY = 0x01U, /*!< NOR initialized and ready for use */
  60. HAL_NOR_STATE_BUSY = 0x02U, /*!< NOR internal processing is ongoing */
  61. HAL_NOR_STATE_ERROR = 0x03U, /*!< NOR error state */
  62. HAL_NOR_STATE_PROTECTED = 0x04U /*!< NOR NORSRAM device write protected */
  63. }HAL_NOR_StateTypeDef;
  64. /**
  65. * @brief FMC NOR Status typedef
  66. */
  67. typedef enum
  68. {
  69. HAL_NOR_STATUS_SUCCESS = 0U,
  70. HAL_NOR_STATUS_ONGOING,
  71. HAL_NOR_STATUS_ERROR,
  72. HAL_NOR_STATUS_TIMEOUT
  73. }HAL_NOR_StatusTypeDef;
  74. /**
  75. * @brief FMC NOR ID typedef
  76. */
  77. typedef struct
  78. {
  79. uint16_t Manufacturer_Code; /*!< Defines the device's manufacturer code used to identify the memory */
  80. uint16_t Device_Code1;
  81. uint16_t Device_Code2;
  82. uint16_t Device_Code3; /*!< Defines the device's codes used to identify the memory.
  83. These codes can be accessed by performing read operations with specific
  84. control signals and addresses set.They can also be accessed by issuing
  85. an Auto Select command */
  86. }NOR_IDTypeDef;
  87. /**
  88. * @brief FMC NOR CFI typedef
  89. */
  90. typedef struct
  91. {
  92. /*!< Defines the information stored in the memory's Common flash interface
  93. which contains a description of various electrical and timing parameters,
  94. density information and functions supported by the memory */
  95. uint16_t CFI_1;
  96. uint16_t CFI_2;
  97. uint16_t CFI_3;
  98. uint16_t CFI_4;
  99. }NOR_CFITypeDef;
  100. /**
  101. * @brief NOR handle Structure definition
  102. */
  103. typedef struct
  104. {
  105. FMC_NORSRAM_TypeDef *Instance; /*!< Register base address */
  106. FMC_NORSRAM_EXTENDED_TypeDef *Extended; /*!< Extended mode register base address */
  107. FMC_NORSRAM_InitTypeDef Init; /*!< NOR device control configuration parameters */
  108. HAL_LockTypeDef Lock; /*!< NOR locking object */
  109. __IO HAL_NOR_StateTypeDef State; /*!< NOR device access state */
  110. }NOR_HandleTypeDef;
  111. /**
  112. * @}
  113. */
  114. /* Exported constants --------------------------------------------------------*/
  115. /* Exported macro ------------------------------------------------------------*/
  116. /** @defgroup NOR_Exported_Macros NOR Exported Macros
  117. * @{
  118. */
  119. /** @brief Reset NOR handle state
  120. * @param __HANDLE__ specifies the NOR handle.
  121. * @retval None
  122. */
  123. #define __HAL_NOR_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_NOR_STATE_RESET)
  124. /**
  125. * @}
  126. */
  127. /* Exported functions --------------------------------------------------------*/
  128. /** @addtogroup NOR_Exported_Functions NOR Exported Functions
  129. * @{
  130. */
  131. /** @addtogroup NOR_Exported_Functions_Group1 Initialization and de-initialization functions
  132. * @{
  133. */
  134. /* Initialization/de-initialization functions ********************************/
  135. HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming);
  136. HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor);
  137. void HAL_NOR_MspInit(NOR_HandleTypeDef *hnor);
  138. void HAL_NOR_MspDeInit(NOR_HandleTypeDef *hnor);
  139. void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout);
  140. /**
  141. * @}
  142. */
  143. /** @addtogroup NOR_Exported_Functions_Group2 Input and Output functions
  144. * @{
  145. */
  146. /* I/O operation functions ***************************************************/
  147. HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID);
  148. HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor);
  149. HAL_StatusTypeDef HAL_NOR_Read(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
  150. HAL_StatusTypeDef HAL_NOR_Program(NOR_HandleTypeDef *hnor, uint32_t *pAddress, uint16_t *pData);
  151. HAL_StatusTypeDef HAL_NOR_ReadBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
  152. HAL_StatusTypeDef HAL_NOR_ProgramBuffer(NOR_HandleTypeDef *hnor, uint32_t uwAddress, uint16_t *pData, uint32_t uwBufferSize);
  153. HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Address);
  154. HAL_StatusTypeDef HAL_NOR_Erase_Chip(NOR_HandleTypeDef *hnor, uint32_t Address);
  155. HAL_StatusTypeDef HAL_NOR_Read_CFI(NOR_HandleTypeDef *hnor, NOR_CFITypeDef *pNOR_CFI);
  156. /**
  157. * @}
  158. */
  159. /** @addtogroup NOR_Exported_Functions_Group3 NOR Control functions
  160. * @{
  161. */
  162. /* NOR Control functions *****************************************************/
  163. HAL_StatusTypeDef HAL_NOR_WriteOperation_Enable(NOR_HandleTypeDef *hnor);
  164. HAL_StatusTypeDef HAL_NOR_WriteOperation_Disable(NOR_HandleTypeDef *hnor);
  165. /**
  166. * @}
  167. */
  168. /** @addtogroup NOR_Exported_Functions_Group4 NOR State functions
  169. * @{
  170. */
  171. /* NOR State functions ********************************************************/
  172. HAL_NOR_StateTypeDef HAL_NOR_GetState(NOR_HandleTypeDef *hnor);
  173. HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout);
  174. /**
  175. * @}
  176. */
  177. /**
  178. * @}
  179. */
  180. /* Private types -------------------------------------------------------------*/
  181. /* Private variables ---------------------------------------------------------*/
  182. /* Private constants ---------------------------------------------------------*/
  183. /** @defgroup NOR_Private_Constants NOR Private Constants
  184. * @{
  185. */
  186. /* NOR device IDs addresses */
  187. #define MC_ADDRESS ((uint16_t)0x0000U)
  188. #define DEVICE_CODE1_ADDR ((uint16_t)0x0001U)
  189. #define DEVICE_CODE2_ADDR ((uint16_t)0x000EU)
  190. #define DEVICE_CODE3_ADDR ((uint16_t)0x000FU)
  191. /* NOR CFI IDs addresses */
  192. #define CFI1_ADDRESS ((uint16_t)0x61U)
  193. #define CFI2_ADDRESS ((uint16_t)0x62U)
  194. #define CFI3_ADDRESS ((uint16_t)0x63U)
  195. #define CFI4_ADDRESS ((uint16_t)0x64U)
  196. /* NOR operation wait timeout */
  197. #define NOR_TMEOUT ((uint16_t)0xFFFFU)
  198. /* NOR memory data width */
  199. #define NOR_MEMORY_8B ((uint8_t)0x0U)
  200. #define NOR_MEMORY_16B ((uint8_t)0x1U)
  201. /* NOR memory device read/write start address */
  202. #define NOR_MEMORY_ADRESS1 ((uint32_t)0x60000000U)
  203. #define NOR_MEMORY_ADRESS2 ((uint32_t)0x64000000U)
  204. #define NOR_MEMORY_ADRESS3 ((uint32_t)0x68000000U)
  205. #define NOR_MEMORY_ADRESS4 ((uint32_t)0x6C000000U)
  206. /**
  207. * @}
  208. */
  209. /* Private macros ------------------------------------------------------------*/
  210. /** @defgroup NOR_Private_Macros NOR Private Macros
  211. * @{
  212. */
  213. /**
  214. * @brief NOR memory address shifting.
  215. * @param __NOR_ADDRESS NOR base address
  216. * @param __NOR_MEMORY_WIDTH_ NOR memory width
  217. * @param __ADDRESS__ NOR memory address
  218. * @retval NOR shifted address value
  219. */
  220. #define NOR_ADDR_SHIFT(__NOR_ADDRESS, __NOR_MEMORY_WIDTH_, __ADDRESS__) \
  221. ((uint32_t)(((__NOR_MEMORY_WIDTH_) == NOR_MEMORY_16B)? \
  222. ((uint32_t)((__NOR_ADDRESS) + (2 * (__ADDRESS__)))): \
  223. ((uint32_t)((__NOR_ADDRESS) + (__ADDRESS__)))))
  224. /**
  225. * @brief NOR memory write data to specified address.
  226. * @param __ADDRESS__ NOR memory address
  227. * @param __DATA__ Data to write
  228. * @retval None
  229. */
  230. #define NOR_WRITE(__ADDRESS__, __DATA__) do{ \
  231. (*(__IO uint16_t *)((uint32_t)(__ADDRESS__)) = (__DATA__)); \
  232. __DSB(); \
  233. } while(0)
  234. /**
  235. * @}
  236. */
  237. /**
  238. * @}
  239. */
  240. /**
  241. * @}
  242. */
  243. #ifdef __cplusplus
  244. }
  245. #endif
  246. #endif /* __STM32F7xx_HAL_NOR_H */
  247. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/