stm32l4xx_ll_dma2d.h 87 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217
  1. /**
  2. ******************************************************************************
  3. * @file stm32l4xx_ll_dma2d.h
  4. * @author MCD Application Team
  5. * @brief Header file of DMA2D LL module.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * Copyright (c) 2017 STMicroelectronics.
  10. * All rights reserved.
  11. *
  12. * This software is licensed under terms that can be found in the LICENSE file
  13. * in the root directory of this software component.
  14. * If no LICENSE file comes with this software, it is provided AS-IS.
  15. *
  16. ******************************************************************************
  17. */
  18. /* Define to prevent recursive inclusion -------------------------------------*/
  19. #ifndef STM32L4xx_LL_DMA2D_H
  20. #define STM32L4xx_LL_DMA2D_H
  21. #ifdef __cplusplus
  22. extern "C" {
  23. #endif
  24. /* Includes ------------------------------------------------------------------*/
  25. #include "stm32l4xx.h"
  26. /** @addtogroup STM32L4xx_LL_Driver
  27. * @{
  28. */
  29. #if defined (DMA2D)
  30. /** @defgroup DMA2D_LL DMA2D
  31. * @{
  32. */
  33. /* Private types -------------------------------------------------------------*/
  34. /* Private variables ---------------------------------------------------------*/
  35. /* Private constants ---------------------------------------------------------*/
  36. /* Private macros ------------------------------------------------------------*/
  37. #if defined(USE_FULL_LL_DRIVER)
  38. /** @defgroup DMA2D_LL_Private_Macros DMA2D Private Macros
  39. * @{
  40. */
  41. /**
  42. * @}
  43. */
  44. #endif /*USE_FULL_LL_DRIVER*/
  45. /* Exported types ------------------------------------------------------------*/
  46. #if defined(USE_FULL_LL_DRIVER)
  47. /** @defgroup DMA2D_LL_ES_Init_Struct DMA2D Exported Init structures
  48. * @{
  49. */
  50. /**
  51. * @brief LL DMA2D Init Structure Definition
  52. */
  53. typedef struct
  54. {
  55. uint32_t Mode; /*!< Specifies the DMA2D transfer mode.
  56. - This parameter can be one value of @ref DMA2D_LL_EC_MODE.
  57. This parameter can be modified afterwards,
  58. using unitary function @ref LL_DMA2D_SetMode(). */
  59. uint32_t ColorMode; /*!< Specifies the color format of the output image.
  60. - This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_COLOR_MODE.
  61. This parameter can be modified afterwards using,
  62. unitary function @ref LL_DMA2D_SetOutputColorMode(). */
  63. uint32_t OutputBlue; /*!< Specifies the Blue value of the output image.
  64. - This parameter must be a number between:
  65. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  66. - This parameter must be a number between:
  67. Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
  68. - This parameter must be a number between:
  69. Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
  70. - This parameter must be a number between:
  71. Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
  72. - This parameter must be a number between:
  73. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  74. This parameter can be modified afterwards,
  75. using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  76. function @ref LL_DMA2D_ConfigOutputColor(). */
  77. uint32_t OutputGreen; /*!< Specifies the Green value of the output image.
  78. - This parameter must be a number between:
  79. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  80. - This parameter must be a number between:
  81. Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
  82. - This parameter must be a number between:
  83. Min_Data = 0x00 and Max_Data = 0x3F if RGB565 color mode is selected.
  84. - This parameter must be a number between:
  85. Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
  86. - This parameter must be a number between:
  87. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  88. This parameter can be modified afterwards
  89. using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  90. function @ref LL_DMA2D_ConfigOutputColor(). */
  91. uint32_t OutputRed; /*!< Specifies the Red value of the output image.
  92. - This parameter must be a number between:
  93. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  94. - This parameter must be a number between:
  95. Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
  96. - This parameter must be a number between:
  97. Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
  98. - This parameter must be a number between:
  99. Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
  100. - This parameter must be a number between:
  101. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  102. This parameter can be modified afterwards
  103. using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  104. function @ref LL_DMA2D_ConfigOutputColor(). */
  105. uint32_t OutputAlpha; /*!< Specifies the Alpha channel of the output image.
  106. - This parameter must be a number between:
  107. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  108. - This parameter must be a number between:
  109. Min_Data = 0x00 and Max_Data = 0x01 if ARGB1555 color mode is selected.
  110. - This parameter must be a number between:
  111. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  112. - This parameter is not considered if RGB888 or RGB565 color mode is selected.
  113. This parameter can be modified afterwards using,
  114. unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  115. function @ref LL_DMA2D_ConfigOutputColor(). */
  116. uint32_t OutputMemoryAddress; /*!< Specifies the memory address.
  117. - This parameter must be a number between:
  118. Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF.
  119. This parameter can be modified afterwards,
  120. using unitary function @ref LL_DMA2D_SetOutputMemAddr(). */
  121. #if defined(DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT)
  122. uint32_t OutputSwapMode; /*!< Specifies the output swap mode color format of the output image.
  123. - This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_SWAP_MODE.
  124. This parameter can be modified afterwards,
  125. using unitary function @ref LL_DMA2D_SetOutputSwapMode(). */
  126. #endif /* DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT */
  127. #if defined(DMA2D_LINE_OFFSET_MODE_SUPPORT)
  128. uint32_t LineOffsetMode; /*!< Specifies the output line offset mode.
  129. - This parameter can be one value of @ref DMA2D_LL_EC_LINE_OFFSET_MODE.
  130. This parameter can be modified afterwards,
  131. using unitary function @ref LL_DMA2D_SetLineOffsetMode(). */
  132. #endif /* DMA2D_LINE_OFFSET_MODE_SUPPORT */
  133. uint32_t LineOffset; /*!< Specifies the output line offset value.
  134. - This parameter must be a number between:
  135. Min_Data = 0x0000 and Max_Data = 0x3FFF on devices
  136. where the Line Offset Mode feature is available.
  137. else between Min_Data = 0x0000 and Max_Data = 0xFFFF on other devices.
  138. This parameter can be modified afterwards,
  139. using unitary function @ref LL_DMA2D_SetLineOffset(). */
  140. uint32_t NbrOfLines; /*!< Specifies the number of lines of the area to be transferred.
  141. - This parameter must be a number between:
  142. Min_Data = 0x0000 and Max_Data = 0xFFFF.
  143. This parameter can be modified afterwards,
  144. using unitary function @ref LL_DMA2D_SetNbrOfLines(). */
  145. uint32_t NbrOfPixelsPerLines; /*!< Specifies the number of pixels per lines of the area to be transferred.
  146. - This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF.
  147. This parameter can be modified afterwards using,
  148. unitary function @ref LL_DMA2D_SetNbrOfPixelsPerLines(). */
  149. uint32_t AlphaInversionMode; /*!< Specifies the output alpha inversion mode.
  150. - This parameter can be one value of @ref DMA2D_LL_EC_ALPHA_INVERSION.
  151. This parameter can be modified afterwards,
  152. using unitary function @ref LL_DMA2D_SetOutputAlphaInvMode(). */
  153. uint32_t RBSwapMode; /*!< Specifies the output Red Blue swap mode.
  154. - This parameter can be one value of @ref DMA2D_LL_EC_RED_BLUE_SWAP.
  155. This parameter can be modified afterwards,
  156. using unitary function @ref LL_DMA2D_SetOutputRBSwapMode(). */
  157. } LL_DMA2D_InitTypeDef;
  158. /**
  159. * @brief LL DMA2D Layer Configuration Structure Definition
  160. */
  161. typedef struct
  162. {
  163. uint32_t MemoryAddress; /*!< Specifies the foreground or background memory address.
  164. - This parameter must be a number between:
  165. Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF.
  166. This parameter can be modified afterwards using unitary functions
  167. - @ref LL_DMA2D_FGND_SetMemAddr() for foreground layer,
  168. - @ref LL_DMA2D_BGND_SetMemAddr() for background layer. */
  169. uint32_t LineOffset; /*!< Specifies the foreground or background line offset value.
  170. - This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF.
  171. This parameter can be modified afterwards using unitary functions
  172. - @ref LL_DMA2D_FGND_SetLineOffset() for foreground layer,
  173. - @ref LL_DMA2D_BGND_SetLineOffset() for background layer. */
  174. uint32_t ColorMode; /*!< Specifies the foreground or background color mode.
  175. - This parameter can be one value of @ref DMA2D_LL_EC_INPUT_COLOR_MODE.
  176. This parameter can be modified afterwards using unitary functions
  177. - @ref LL_DMA2D_FGND_SetColorMode() for foreground layer,
  178. - @ref LL_DMA2D_BGND_SetColorMode() for background layer. */
  179. uint32_t CLUTColorMode; /*!< Specifies the foreground or background CLUT color mode.
  180. - This parameter can be one value of @ref DMA2D_LL_EC_CLUT_COLOR_MODE.
  181. This parameter can be modified afterwards using unitary functions
  182. - @ref LL_DMA2D_FGND_SetCLUTColorMode() for foreground layer,
  183. - @ref LL_DMA2D_BGND_SetCLUTColorMode() for background layer. */
  184. uint32_t CLUTSize; /*!< Specifies the foreground or background CLUT size.
  185. - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
  186. This parameter can be modified afterwards using unitary functions
  187. - @ref LL_DMA2D_FGND_SetCLUTSize() for foreground layer,
  188. - @ref LL_DMA2D_BGND_SetCLUTSize() for background layer. */
  189. uint32_t AlphaMode; /*!< Specifies the foreground or background alpha mode.
  190. - This parameter can be one value of @ref DMA2D_LL_EC_ALPHA_MODE.
  191. This parameter can be modified afterwards using unitary functions
  192. - @ref LL_DMA2D_FGND_SetAlphaMode() for foreground layer,
  193. - @ref LL_DMA2D_BGND_SetAlphaMode() for background layer. */
  194. uint32_t Alpha; /*!< Specifies the foreground or background Alpha value.
  195. - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
  196. This parameter can be modified afterwards using unitary functions
  197. - @ref LL_DMA2D_FGND_SetAlpha() for foreground layer,
  198. - @ref LL_DMA2D_BGND_SetAlpha() for background layer. */
  199. uint32_t Blue; /*!< Specifies the foreground or background Blue color value.
  200. - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
  201. This parameter can be modified afterwards using unitary functions
  202. - @ref LL_DMA2D_FGND_SetBlueColor() for foreground layer,
  203. - @ref LL_DMA2D_BGND_SetBlueColor() for background layer. */
  204. uint32_t Green; /*!< Specifies the foreground or background Green color value.
  205. - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
  206. This parameter can be modified afterwards using unitary functions
  207. - @ref LL_DMA2D_FGND_SetGreenColor() for foreground layer,
  208. - @ref LL_DMA2D_BGND_SetGreenColor() for background layer. */
  209. uint32_t Red; /*!< Specifies the foreground or background Red color value.
  210. - This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
  211. This parameter can be modified afterwards using unitary functions
  212. - @ref LL_DMA2D_FGND_SetRedColor() for foreground layer,
  213. - @ref LL_DMA2D_BGND_SetRedColor() for background layer. */
  214. uint32_t CLUTMemoryAddress; /*!< Specifies the foreground or background CLUT memory address.
  215. - This parameter must be a number between:
  216. Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF.
  217. This parameter can be modified afterwards using unitary functions
  218. - @ref LL_DMA2D_FGND_SetCLUTMemAddr() for foreground layer,
  219. - @ref LL_DMA2D_BGND_SetCLUTMemAddr() for background layer. */
  220. uint32_t AlphaInversionMode; /*!< Specifies the foreground or background alpha inversion mode.
  221. - This parameter can be one value of @ref DMA2D_LL_EC_ALPHA_INVERSION.
  222. This parameter can be modified afterwards using unitary functions
  223. - @ref LL_DMA2D_FGND_SetAlphaInvMode() for foreground layer,
  224. - @ref LL_DMA2D_BGND_SetAlphaInvMode() for background layer. */
  225. uint32_t RBSwapMode; /*!< Specifies the foreground or background Red Blue swap mode.
  226. This parameter can be one value of @ref DMA2D_LL_EC_RED_BLUE_SWAP .
  227. This parameter can be modified afterwards using unitary functions
  228. - @ref LL_DMA2D_FGND_SetRBSwapMode() for foreground layer,
  229. - @ref LL_DMA2D_BGND_SetRBSwapMode() for background layer. */
  230. } LL_DMA2D_LayerCfgTypeDef;
  231. /**
  232. * @brief LL DMA2D Output Color Structure Definition
  233. */
  234. typedef struct
  235. {
  236. uint32_t ColorMode; /*!< Specifies the color format of the output image.
  237. - This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_COLOR_MODE.
  238. This parameter can be modified afterwards using
  239. unitary function @ref LL_DMA2D_SetOutputColorMode(). */
  240. uint32_t OutputBlue; /*!< Specifies the Blue value of the output image.
  241. - This parameter must be a number between:
  242. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  243. - This parameter must be a number between:
  244. Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
  245. - This parameter must be a number between:
  246. Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
  247. - This parameter must be a number between:
  248. Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
  249. - This parameter must be a number between:
  250. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  251. This parameter can be modified afterwards using,
  252. unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  253. function @ref LL_DMA2D_ConfigOutputColor(). */
  254. uint32_t OutputGreen; /*!< Specifies the Green value of the output image.
  255. - This parameter must be a number between:
  256. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  257. - This parameter must be a number between
  258. Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
  259. - This parameter must be a number between:
  260. Min_Data = 0x00 and Max_Data = 0x3F if RGB565 color mode is selected.
  261. - This parameter must be a number between:
  262. Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
  263. - This parameter must be a number between:
  264. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  265. This parameter can be modified afterwards,
  266. using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  267. function @ref LL_DMA2D_ConfigOutputColor(). */
  268. uint32_t OutputRed; /*!< Specifies the Red value of the output image.
  269. - This parameter must be a number between:
  270. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  271. - This parameter must be a number between:
  272. Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
  273. - This parameter must be a number between:
  274. Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
  275. - This parameter must be a number between:
  276. Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
  277. - This parameter must be a number between:
  278. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  279. This parameter can be modified afterwards,
  280. using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  281. function @ref LL_DMA2D_ConfigOutputColor(). */
  282. uint32_t OutputAlpha; /*!< Specifies the Alpha channel of the output image.
  283. - This parameter must be a number between:
  284. Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
  285. - This parameter must be a number between:
  286. Min_Data = 0x00 and Max_Data = 0x01 if ARGB1555 color mode is selected.
  287. - This parameter must be a number between:
  288. Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
  289. - This parameter is not considered if RGB888 or RGB565 color mode is selected.
  290. This parameter can be modified afterwards,
  291. using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
  292. function @ref LL_DMA2D_ConfigOutputColor(). */
  293. } LL_DMA2D_ColorTypeDef;
  294. /**
  295. * @}
  296. */
  297. #endif /* USE_FULL_LL_DRIVER */
  298. /* Exported constants --------------------------------------------------------*/
  299. /** @defgroup DMA2D_LL_Exported_Constants DMA2D Exported Constants
  300. * @{
  301. */
  302. /** @defgroup DMA2D_LL_EC_GET_FLAG Get Flags Defines
  303. * @brief Flags defines which can be used with LL_DMA2D_ReadReg function
  304. * @{
  305. */
  306. #define LL_DMA2D_FLAG_CEIF DMA2D_ISR_CEIF /*!< Configuration Error Interrupt Flag */
  307. #define LL_DMA2D_FLAG_CTCIF DMA2D_ISR_CTCIF /*!< CLUT Transfer Complete Interrupt Flag */
  308. #define LL_DMA2D_FLAG_CAEIF DMA2D_ISR_CAEIF /*!< CLUT Access Error Interrupt Flag */
  309. #define LL_DMA2D_FLAG_TWIF DMA2D_ISR_TWIF /*!< Transfer Watermark Interrupt Flag */
  310. #define LL_DMA2D_FLAG_TCIF DMA2D_ISR_TCIF /*!< Transfer Complete Interrupt Flag */
  311. #define LL_DMA2D_FLAG_TEIF DMA2D_ISR_TEIF /*!< Transfer Error Interrupt Flag */
  312. /**
  313. * @}
  314. */
  315. /** @defgroup DMA2D_LL_EC_IT IT Defines
  316. * @brief IT defines which can be used with LL_DMA2D_ReadReg and LL_DMA2D_WriteReg functions
  317. * @{
  318. */
  319. #define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
  320. #define LL_DMA2D_IT_CTCIE DMA2D_CR_CTCIE /*!< CLUT Transfer Complete Interrupt */
  321. #define LL_DMA2D_IT_CAEIE DMA2D_CR_CAEIE /*!< CLUT Access Error Interrupt */
  322. #define LL_DMA2D_IT_TWIE DMA2D_CR_TWIE /*!< Transfer Watermark Interrupt */
  323. #define LL_DMA2D_IT_TCIE DMA2D_CR_TCIE /*!< Transfer Complete Interrupt */
  324. #define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
  325. /**
  326. * @}
  327. */
  328. /** @defgroup DMA2D_LL_EC_MODE Mode
  329. * @{
  330. */
  331. #define LL_DMA2D_MODE_M2M 0x00000000U /*!< DMA2D memory to memory transfer mode */
  332. #define LL_DMA2D_MODE_M2M_PFC DMA2D_CR_MODE_0 /*!< DMA2D memory to memory with pixel format conversion transfer mode */
  333. #define LL_DMA2D_MODE_M2M_BLEND DMA2D_CR_MODE_1 /*!< DMA2D memory to memory with blending transfer mode */
  334. #define LL_DMA2D_MODE_R2M (DMA2D_CR_MODE_0|DMA2D_CR_MODE_1) /*!< DMA2D register to memory transfer mode */
  335. #if defined(DMA2D_M2M_BLEND_FIXED_COLOR_FG_BG_SUPPORT)
  336. #define LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG DMA2D_CR_MODE_2 /*!< DMA2D memory to memory with blending transfer mode and fixed color foreground */
  337. #define LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG (DMA2D_CR_MODE_0|DMA2D_CR_MODE_2) /*!< DMA2D memory to memory with blending transfer mode and fixed color background */
  338. #endif /* DMA2D_M2M_BLEND_FIXED_COLOR_FG_BG_SUPPORT */
  339. /**
  340. * @}
  341. */
  342. /** @defgroup DMA2D_LL_EC_OUTPUT_COLOR_MODE Output Color Mode
  343. * @{
  344. */
  345. #define LL_DMA2D_OUTPUT_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */
  346. #define LL_DMA2D_OUTPUT_MODE_RGB888 DMA2D_OPFCCR_CM_0 /*!< RGB888 */
  347. #define LL_DMA2D_OUTPUT_MODE_RGB565 DMA2D_OPFCCR_CM_1 /*!< RGB565 */
  348. #define LL_DMA2D_OUTPUT_MODE_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1) /*!< ARGB1555 */
  349. #define LL_DMA2D_OUTPUT_MODE_ARGB4444 DMA2D_OPFCCR_CM_2 /*!< ARGB4444 */
  350. /**
  351. * @}
  352. */
  353. /** @defgroup DMA2D_LL_EC_INPUT_COLOR_MODE Input Color Mode
  354. * @{
  355. */
  356. #define LL_DMA2D_INPUT_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */
  357. #define LL_DMA2D_INPUT_MODE_RGB888 DMA2D_FGPFCCR_CM_0 /*!< RGB888 */
  358. #define LL_DMA2D_INPUT_MODE_RGB565 DMA2D_FGPFCCR_CM_1 /*!< RGB565 */
  359. #define LL_DMA2D_INPUT_MODE_ARGB1555 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1) /*!< ARGB1555 */
  360. #define LL_DMA2D_INPUT_MODE_ARGB4444 DMA2D_FGPFCCR_CM_2 /*!< ARGB4444 */
  361. #define LL_DMA2D_INPUT_MODE_L8 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_2) /*!< L8 */
  362. #define LL_DMA2D_INPUT_MODE_AL44 (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2) /*!< AL44 */
  363. #define LL_DMA2D_INPUT_MODE_AL88 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2) /*!< AL88 */
  364. #define LL_DMA2D_INPUT_MODE_L4 DMA2D_FGPFCCR_CM_3 /*!< L4 */
  365. #define LL_DMA2D_INPUT_MODE_A8 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_3) /*!< A8 */
  366. #define LL_DMA2D_INPUT_MODE_A4 (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_3) /*!< A4 */
  367. /**
  368. * @}
  369. */
  370. /** @defgroup DMA2D_LL_EC_ALPHA_MODE Alpha Mode
  371. * @{
  372. */
  373. #define LL_DMA2D_ALPHA_MODE_NO_MODIF 0x00000000U /*!< No modification of the alpha channel value */
  374. #define LL_DMA2D_ALPHA_MODE_REPLACE DMA2D_FGPFCCR_AM_0 /*!< Replace original alpha channel value by
  375. programmed alpha value */
  376. #define LL_DMA2D_ALPHA_MODE_COMBINE DMA2D_FGPFCCR_AM_1 /*!< Replace original alpha channel value by
  377. programmed alpha value with,
  378. original alpha channel value */
  379. /**
  380. * @}
  381. */
  382. #if defined(DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT)
  383. /** @defgroup DMA2D_LL_EC_OUTPUT_SWAP_MODE Swap Mode
  384. * @{
  385. */
  386. #define LL_DMA2D_SWAP_MODE_REGULAR 0x00000000U /*!< Regular order */
  387. #define LL_DMA2D_SWAP_MODE_TWO_BY_TWO DMA2D_OPFCCR_SB /*!< Bytes swapped two by two */
  388. /**
  389. * @}
  390. */
  391. #endif /* DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT */
  392. /** @defgroup DMA2D_LL_EC_RED_BLUE_SWAP Red Blue Swap
  393. * @{
  394. */
  395. #define LL_DMA2D_RB_MODE_REGULAR 0x00000000U /*!< RGB or ARGB */
  396. #define LL_DMA2D_RB_MODE_SWAP DMA2D_FGPFCCR_RBS /*!< BGR or ABGR */
  397. /**
  398. * @}
  399. */
  400. /** @defgroup DMA2D_LL_EC_ALPHA_INVERSION Alpha Inversion
  401. * @{
  402. */
  403. #define LL_DMA2D_ALPHA_REGULAR 0x00000000U /*!< Regular alpha */
  404. #define LL_DMA2D_ALPHA_INVERTED DMA2D_FGPFCCR_AI /*!< Inverted alpha */
  405. /**
  406. * @}
  407. */
  408. #if defined(DMA2D_LINE_OFFSET_MODE_SUPPORT)
  409. /** @defgroup DMA2D_LL_EC_LINE_OFFSET_MODE Line Offset Mode
  410. * @{
  411. */
  412. #define LL_DMA2D_LINE_OFFSET_PIXELS 0x00000000U /*!< Line offsets are expressed in pixels */
  413. #define LL_DMA2D_LINE_OFFSET_BYTES DMA2D_CR_LOM /*!< Line offsets are expressed in bytes */
  414. /**
  415. * @}
  416. */
  417. #endif /* DMA2D_LINE_OFFSET_MODE_SUPPORT */
  418. /** @defgroup DMA2D_LL_EC_CLUT_COLOR_MODE CLUT Color Mode
  419. * @{
  420. */
  421. #define LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */
  422. #define LL_DMA2D_CLUT_COLOR_MODE_RGB888 DMA2D_FGPFCCR_CCM /*!< RGB888 */
  423. /**
  424. * @}
  425. */
  426. /**
  427. * @}
  428. */
  429. /* Exported macro ------------------------------------------------------------*/
  430. /** @defgroup DMA2D_LL_Exported_Macros DMA2D Exported Macros
  431. * @{
  432. */
  433. /** @defgroup DMA2D_LL_EM_WRITE_READ Common Write and read registers Macros
  434. * @{
  435. */
  436. /**
  437. * @brief Write a value in DMA2D register.
  438. * @param __INSTANCE__ DMA2D Instance
  439. * @param __REG__ Register to be written
  440. * @param __VALUE__ Value to be written in the register
  441. * @retval None
  442. */
  443. #define LL_DMA2D_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
  444. /**
  445. * @brief Read a value in DMA2D register.
  446. * @param __INSTANCE__ DMA2D Instance
  447. * @param __REG__ Register to be read
  448. * @retval Register value
  449. */
  450. #define LL_DMA2D_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
  451. /**
  452. * @}
  453. */
  454. /**
  455. * @}
  456. */
  457. /* Exported functions --------------------------------------------------------*/
  458. /** @defgroup DMA2D_LL_Exported_Functions DMA2D Exported Functions
  459. * @{
  460. */
  461. /** @defgroup DMA2D_LL_EF_Configuration Configuration Functions
  462. * @{
  463. */
  464. /**
  465. * @brief Start a DMA2D transfer.
  466. * @rmtoll CR START LL_DMA2D_Start
  467. * @param DMA2Dx DMA2D Instance
  468. * @retval None
  469. */
  470. __STATIC_INLINE void LL_DMA2D_Start(DMA2D_TypeDef *DMA2Dx)
  471. {
  472. SET_BIT(DMA2Dx->CR, DMA2D_CR_START);
  473. }
  474. /**
  475. * @brief Indicate if a DMA2D transfer is ongoing.
  476. * @rmtoll CR START LL_DMA2D_IsTransferOngoing
  477. * @param DMA2Dx DMA2D Instance
  478. * @retval State of bit (1 or 0).
  479. */
  480. __STATIC_INLINE uint32_t LL_DMA2D_IsTransferOngoing(DMA2D_TypeDef *DMA2Dx)
  481. {
  482. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_START) == (DMA2D_CR_START)) ? 1UL : 0UL);
  483. }
  484. /**
  485. * @brief Suspend DMA2D transfer.
  486. * @note This API can be used to suspend automatic foreground or background CLUT loading.
  487. * @rmtoll CR SUSP LL_DMA2D_Suspend
  488. * @param DMA2Dx DMA2D Instance
  489. * @retval None
  490. */
  491. __STATIC_INLINE void LL_DMA2D_Suspend(DMA2D_TypeDef *DMA2Dx)
  492. {
  493. MODIFY_REG(DMA2Dx->CR, DMA2D_CR_SUSP | DMA2D_CR_START, DMA2D_CR_SUSP);
  494. }
  495. /**
  496. * @brief Resume DMA2D transfer.
  497. * @note This API can be used to resume automatic foreground or background CLUT loading.
  498. * @rmtoll CR SUSP LL_DMA2D_Resume
  499. * @param DMA2Dx DMA2D Instance
  500. * @retval None
  501. */
  502. __STATIC_INLINE void LL_DMA2D_Resume(DMA2D_TypeDef *DMA2Dx)
  503. {
  504. CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_SUSP | DMA2D_CR_START);
  505. }
  506. /**
  507. * @brief Indicate if DMA2D transfer is suspended.
  508. * @note This API can be used to indicate whether or not automatic foreground or
  509. * background CLUT loading is suspended.
  510. * @rmtoll CR SUSP LL_DMA2D_IsSuspended
  511. * @param DMA2Dx DMA2D Instance
  512. * @retval State of bit (1 or 0).
  513. */
  514. __STATIC_INLINE uint32_t LL_DMA2D_IsSuspended(DMA2D_TypeDef *DMA2Dx)
  515. {
  516. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_SUSP) == (DMA2D_CR_SUSP)) ? 1UL : 0UL);
  517. }
  518. /**
  519. * @brief Abort DMA2D transfer.
  520. * @note This API can be used to abort automatic foreground or background CLUT loading.
  521. * @rmtoll CR ABORT LL_DMA2D_Abort
  522. * @param DMA2Dx DMA2D Instance
  523. * @retval None
  524. */
  525. __STATIC_INLINE void LL_DMA2D_Abort(DMA2D_TypeDef *DMA2Dx)
  526. {
  527. MODIFY_REG(DMA2Dx->CR, DMA2D_CR_ABORT | DMA2D_CR_START, DMA2D_CR_ABORT);
  528. }
  529. /**
  530. * @brief Indicate if DMA2D transfer is aborted.
  531. * @note This API can be used to indicate whether or not automatic foreground or
  532. * background CLUT loading is aborted.
  533. * @rmtoll CR ABORT LL_DMA2D_IsAborted
  534. * @param DMA2Dx DMA2D Instance
  535. * @retval State of bit (1 or 0).
  536. */
  537. __STATIC_INLINE uint32_t LL_DMA2D_IsAborted(DMA2D_TypeDef *DMA2Dx)
  538. {
  539. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_ABORT) == (DMA2D_CR_ABORT)) ? 1UL : 0UL);
  540. }
  541. /**
  542. * @brief Set DMA2D mode.
  543. * @rmtoll CR MODE LL_DMA2D_SetMode
  544. * @param DMA2Dx DMA2D Instance
  545. * @param Mode This parameter can be one of the following values:
  546. * @arg @ref LL_DMA2D_MODE_M2M
  547. * @arg @ref LL_DMA2D_MODE_M2M_PFC
  548. * @arg @ref LL_DMA2D_MODE_M2M_BLEND
  549. * @arg @ref LL_DMA2D_MODE_R2M
  550. * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG (*)
  551. * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG (*)
  552. *
  553. * (*) value not defined in all devices.
  554. * @retval None
  555. */
  556. __STATIC_INLINE void LL_DMA2D_SetMode(DMA2D_TypeDef *DMA2Dx, uint32_t Mode)
  557. {
  558. MODIFY_REG(DMA2Dx->CR, DMA2D_CR_MODE, Mode);
  559. }
  560. /**
  561. * @brief Return DMA2D mode
  562. * @rmtoll CR MODE LL_DMA2D_GetMode
  563. * @param DMA2Dx DMA2D Instance
  564. * @retval Returned value can be one of the following values:
  565. * @arg @ref LL_DMA2D_MODE_M2M
  566. * @arg @ref LL_DMA2D_MODE_M2M_PFC
  567. * @arg @ref LL_DMA2D_MODE_M2M_BLEND
  568. * @arg @ref LL_DMA2D_MODE_R2M
  569. * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG (*)
  570. * @arg @ref LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG (*)
  571. *
  572. * (*) value not defined in all devices.
  573. */
  574. __STATIC_INLINE uint32_t LL_DMA2D_GetMode(DMA2D_TypeDef *DMA2Dx)
  575. {
  576. return (uint32_t)(READ_BIT(DMA2Dx->CR, DMA2D_CR_MODE));
  577. }
  578. /**
  579. * @brief Set DMA2D output color mode.
  580. * @rmtoll OPFCCR CM LL_DMA2D_SetOutputColorMode
  581. * @param DMA2Dx DMA2D Instance
  582. * @param ColorMode This parameter can be one of the following values:
  583. * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB8888
  584. * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB888
  585. * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB565
  586. * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB1555
  587. * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB4444
  588. * @retval None
  589. */
  590. __STATIC_INLINE void LL_DMA2D_SetOutputColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)
  591. {
  592. MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_CM, ColorMode);
  593. }
  594. /**
  595. * @brief Return DMA2D output color mode.
  596. * @rmtoll OPFCCR CM LL_DMA2D_GetOutputColorMode
  597. * @param DMA2Dx DMA2D Instance
  598. * @retval Returned value can be one of the following values:
  599. * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB8888
  600. * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB888
  601. * @arg @ref LL_DMA2D_OUTPUT_MODE_RGB565
  602. * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB1555
  603. * @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB4444
  604. */
  605. __STATIC_INLINE uint32_t LL_DMA2D_GetOutputColorMode(DMA2D_TypeDef *DMA2Dx)
  606. {
  607. return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_CM));
  608. }
  609. /**
  610. * @brief Set DMA2D output Red Blue swap mode.
  611. * @rmtoll OPFCCR RBS LL_DMA2D_SetOutputRBSwapMode
  612. * @param DMA2Dx DMA2D Instance
  613. * @param RBSwapMode This parameter can be one of the following values:
  614. * @arg @ref LL_DMA2D_RB_MODE_REGULAR
  615. * @arg @ref LL_DMA2D_RB_MODE_SWAP
  616. * @retval None
  617. */
  618. __STATIC_INLINE void LL_DMA2D_SetOutputRBSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode)
  619. {
  620. MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_RBS, RBSwapMode);
  621. }
  622. /**
  623. * @brief Return DMA2D output Red Blue swap mode.
  624. * @rmtoll OPFCCR RBS LL_DMA2D_GetOutputRBSwapMode
  625. * @param DMA2Dx DMA2D Instance
  626. * @retval Returned value can be one of the following values:
  627. * @arg @ref LL_DMA2D_RB_MODE_REGULAR
  628. * @arg @ref LL_DMA2D_RB_MODE_SWAP
  629. */
  630. __STATIC_INLINE uint32_t LL_DMA2D_GetOutputRBSwapMode(DMA2D_TypeDef *DMA2Dx)
  631. {
  632. return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_RBS));
  633. }
  634. /**
  635. * @brief Set DMA2D output alpha inversion mode.
  636. * @rmtoll OPFCCR AI LL_DMA2D_SetOutputAlphaInvMode
  637. * @param DMA2Dx DMA2D Instance
  638. * @param AlphaInversionMode This parameter can be one of the following values:
  639. * @arg @ref LL_DMA2D_ALPHA_REGULAR
  640. * @arg @ref LL_DMA2D_ALPHA_INVERTED
  641. * @retval None
  642. */
  643. __STATIC_INLINE void LL_DMA2D_SetOutputAlphaInvMode(DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode)
  644. {
  645. MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_AI, AlphaInversionMode);
  646. }
  647. /**
  648. * @brief Return DMA2D output alpha inversion mode.
  649. * @rmtoll OPFCCR AI LL_DMA2D_GetOutputAlphaInvMode
  650. * @param DMA2Dx DMA2D Instance
  651. * @retval Returned value can be one of the following values:
  652. * @arg @ref LL_DMA2D_ALPHA_REGULAR
  653. * @arg @ref LL_DMA2D_ALPHA_INVERTED
  654. */
  655. __STATIC_INLINE uint32_t LL_DMA2D_GetOutputAlphaInvMode(DMA2D_TypeDef *DMA2Dx)
  656. {
  657. return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_AI));
  658. }
  659. #if defined(DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT)
  660. /**
  661. * @brief Set DMA2D output swap mode.
  662. * @rmtoll OPFCCR SB LL_DMA2D_SetOutputSwapMode
  663. * @param DMA2Dx DMA2D Instance
  664. * @param OutputSwapMode This parameter can be one of the following values:
  665. * @arg @ref LL_DMA2D_SWAP_MODE_REGULAR
  666. * @arg @ref LL_DMA2D_SWAP_MODE_TWO_BY_TWO
  667. * @retval None
  668. */
  669. __STATIC_INLINE void LL_DMA2D_SetOutputSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t OutputSwapMode)
  670. {
  671. MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_SB, OutputSwapMode);
  672. }
  673. /**
  674. * @brief Return DMA2D output swap mode.
  675. * @rmtoll OPFCCR SB LL_DMA2D_GetOutputSwapMode
  676. * @param DMA2Dx DMA2D Instance
  677. * @retval Returned value can be one of the following values:
  678. * @arg @ref LL_DMA2D_SWAP_MODE_REGULAR
  679. * @arg @ref LL_DMA2D_SWAP_MODE_TWO_BY_TWO
  680. */
  681. __STATIC_INLINE uint32_t LL_DMA2D_GetOutputSwapMode(DMA2D_TypeDef *DMA2Dx)
  682. {
  683. return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_SB));
  684. }
  685. #endif /* DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT */
  686. #if defined(DMA2D_LINE_OFFSET_MODE_SUPPORT)
  687. /**
  688. * @brief Set DMA2D line offset mode.
  689. * @rmtoll CR LOM LL_DMA2D_SetLineOffsetMode
  690. * @param DMA2Dx DMA2D Instance
  691. * @param LineOffsetMode This parameter can be one of the following values:
  692. * @arg @ref LL_DMA2D_LINE_OFFSET_PIXELS
  693. * @arg @ref LL_DMA2D_LINE_OFFSET_BYTES
  694. * @retval None
  695. */
  696. __STATIC_INLINE void LL_DMA2D_SetLineOffsetMode(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffsetMode)
  697. {
  698. MODIFY_REG(DMA2Dx->CR, DMA2D_CR_LOM, LineOffsetMode);
  699. }
  700. /**
  701. * @brief Return DMA2D line offset mode.
  702. * @rmtoll CR LOM LL_DMA2D_GetLineOffsetMode
  703. * @param DMA2Dx DMA2D Instance
  704. * @retval Returned value can be one of the following values:
  705. * @arg @ref LL_DMA2D_LINE_OFFSET_PIXELS
  706. * @arg @ref LL_DMA2D_LINE_OFFSET_BYTES
  707. */
  708. __STATIC_INLINE uint32_t LL_DMA2D_GetLineOffsetMode(DMA2D_TypeDef *DMA2Dx)
  709. {
  710. return (uint32_t)(READ_BIT(DMA2Dx->CR, DMA2D_CR_LOM));
  711. }
  712. #endif /* DMA2D_LINE_OFFSET_MODE_SUPPORT */
  713. /**
  714. * @brief Set DMA2D line offset, expressed on 14 bits ([13:0] bits).
  715. * @rmtoll OOR LO LL_DMA2D_SetLineOffset
  716. * @param DMA2Dx DMA2D Instance
  717. @if DMA2D_LINE_OFFSET_MODE_SUPPORT
  718. * @param LineOffset Value between Min_Data=0 and Max_Data=0xFFFF
  719. @else
  720. * @param LineOffset Value between Min_Data=0 and Max_Data=0x3FFF
  721. @endif
  722. * @retval None
  723. */
  724. __STATIC_INLINE void LL_DMA2D_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)
  725. {
  726. MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset);
  727. }
  728. /**
  729. * @brief Return DMA2D line offset, expressed on 14 bits ([13:0] bits).
  730. * @rmtoll OOR LO LL_DMA2D_GetLineOffset
  731. * @param DMA2Dx DMA2D Instance
  732. @if DMA2D_LINE_OFFSET_MODE_SUPPORT
  733. * @retval Line offset value between Min_Data=0 and Max_Data=0xFFFF
  734. @else
  735. * @retval Line offset value between Min_Data=0 and Max_Data=0x3FFF
  736. @endif
  737. */
  738. __STATIC_INLINE uint32_t LL_DMA2D_GetLineOffset(DMA2D_TypeDef *DMA2Dx)
  739. {
  740. return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO));
  741. }
  742. /**
  743. * @brief Set DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits).
  744. * @rmtoll NLR PL LL_DMA2D_SetNbrOfPixelsPerLines
  745. * @param DMA2Dx DMA2D Instance
  746. * @param NbrOfPixelsPerLines Value between Min_Data=0 and Max_Data=0x3FFF
  747. * @retval None
  748. */
  749. __STATIC_INLINE void LL_DMA2D_SetNbrOfPixelsPerLines(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfPixelsPerLines)
  750. {
  751. MODIFY_REG(DMA2Dx->NLR, DMA2D_NLR_PL, (NbrOfPixelsPerLines << DMA2D_NLR_PL_Pos));
  752. }
  753. /**
  754. * @brief Return DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits)
  755. * @rmtoll NLR PL LL_DMA2D_GetNbrOfPixelsPerLines
  756. * @param DMA2Dx DMA2D Instance
  757. * @retval Number of pixels per lines value between Min_Data=0 and Max_Data=0x3FFF
  758. */
  759. __STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfPixelsPerLines(DMA2D_TypeDef *DMA2Dx)
  760. {
  761. return (uint32_t)(READ_BIT(DMA2Dx->NLR, DMA2D_NLR_PL) >> DMA2D_NLR_PL_Pos);
  762. }
  763. /**
  764. * @brief Set DMA2D number of lines, expressed on 16 bits ([15:0] bits).
  765. * @rmtoll NLR NL LL_DMA2D_SetNbrOfLines
  766. * @param DMA2Dx DMA2D Instance
  767. * @param NbrOfLines Value between Min_Data=0 and Max_Data=0xFFFF
  768. * @retval None
  769. */
  770. __STATIC_INLINE void LL_DMA2D_SetNbrOfLines(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines)
  771. {
  772. MODIFY_REG(DMA2Dx->NLR, DMA2D_NLR_NL, NbrOfLines);
  773. }
  774. /**
  775. * @brief Return DMA2D number of lines, expressed on 16 bits ([15:0] bits).
  776. * @rmtoll NLR NL LL_DMA2D_GetNbrOfLines
  777. * @param DMA2Dx DMA2D Instance
  778. * @retval Number of lines value between Min_Data=0 and Max_Data=0xFFFF
  779. */
  780. __STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfLines(DMA2D_TypeDef *DMA2Dx)
  781. {
  782. return (uint32_t)(READ_BIT(DMA2Dx->NLR, DMA2D_NLR_NL));
  783. }
  784. /**
  785. * @brief Set DMA2D output memory address, expressed on 32 bits ([31:0] bits).
  786. * @rmtoll OMAR MA LL_DMA2D_SetOutputMemAddr
  787. * @param DMA2Dx DMA2D Instance
  788. * @param OutputMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
  789. * @retval None
  790. */
  791. __STATIC_INLINE void LL_DMA2D_SetOutputMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t OutputMemoryAddress)
  792. {
  793. LL_DMA2D_WriteReg(DMA2Dx, OMAR, OutputMemoryAddress);
  794. }
  795. /**
  796. * @brief Get DMA2D output memory address, expressed on 32 bits ([31:0] bits).
  797. * @rmtoll OMAR MA LL_DMA2D_GetOutputMemAddr
  798. * @param DMA2Dx DMA2D Instance
  799. * @retval Output memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
  800. */
  801. __STATIC_INLINE uint32_t LL_DMA2D_GetOutputMemAddr(DMA2D_TypeDef *DMA2Dx)
  802. {
  803. return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, OMAR));
  804. }
  805. /**
  806. * @brief Set DMA2D output color, expressed on 32 bits ([31:0] bits).
  807. * @note Output color format depends on output color mode, ARGB8888, RGB888,
  808. * RGB565, ARGB1555 or ARGB4444.
  809. * @note LL_DMA2D_ConfigOutputColor() API may be used instead if colors values formatting
  810. * with respect to color mode is not done by the user code.
  811. * @rmtoll OCOLR BLUE LL_DMA2D_SetOutputColor\n
  812. * OCOLR GREEN LL_DMA2D_SetOutputColor\n
  813. * OCOLR RED LL_DMA2D_SetOutputColor\n
  814. * OCOLR ALPHA LL_DMA2D_SetOutputColor
  815. * @param DMA2Dx DMA2D Instance
  816. * @param OutputColor Value between Min_Data=0 and Max_Data=0xFFFFFFFF
  817. * @retval None
  818. */
  819. __STATIC_INLINE void LL_DMA2D_SetOutputColor(DMA2D_TypeDef *DMA2Dx, uint32_t OutputColor)
  820. {
  821. MODIFY_REG(DMA2Dx->OCOLR, (DMA2D_OCOLR_BLUE_1 | DMA2D_OCOLR_GREEN_1 | DMA2D_OCOLR_RED_1 | DMA2D_OCOLR_ALPHA_1), \
  822. OutputColor);
  823. }
  824. /**
  825. * @brief Get DMA2D output color, expressed on 32 bits ([31:0] bits).
  826. * @note Alpha channel and red, green, blue color values must be retrieved from the returned
  827. * value based on the output color mode (ARGB8888, RGB888, RGB565, ARGB1555 or ARGB4444)
  828. * as set by @ref LL_DMA2D_SetOutputColorMode.
  829. * @rmtoll OCOLR BLUE LL_DMA2D_GetOutputColor\n
  830. * OCOLR GREEN LL_DMA2D_GetOutputColor\n
  831. * OCOLR RED LL_DMA2D_GetOutputColor\n
  832. * OCOLR ALPHA LL_DMA2D_GetOutputColor
  833. * @param DMA2Dx DMA2D Instance
  834. * @retval Output color value between Min_Data=0 and Max_Data=0xFFFFFFFF
  835. */
  836. __STATIC_INLINE uint32_t LL_DMA2D_GetOutputColor(DMA2D_TypeDef *DMA2Dx)
  837. {
  838. return (uint32_t)(READ_BIT(DMA2Dx->OCOLR, \
  839. (DMA2D_OCOLR_BLUE_1 | DMA2D_OCOLR_GREEN_1 | DMA2D_OCOLR_RED_1 | DMA2D_OCOLR_ALPHA_1)));
  840. }
  841. /**
  842. * @brief Set DMA2D line watermark, expressed on 16 bits ([15:0] bits).
  843. * @rmtoll LWR LW LL_DMA2D_SetLineWatermark
  844. * @param DMA2Dx DMA2D Instance
  845. * @param LineWatermark Value between Min_Data=0 and Max_Data=0xFFFF
  846. * @retval None
  847. */
  848. __STATIC_INLINE void LL_DMA2D_SetLineWatermark(DMA2D_TypeDef *DMA2Dx, uint32_t LineWatermark)
  849. {
  850. MODIFY_REG(DMA2Dx->LWR, DMA2D_LWR_LW, LineWatermark);
  851. }
  852. /**
  853. * @brief Return DMA2D line watermark, expressed on 16 bits ([15:0] bits).
  854. * @rmtoll LWR LW LL_DMA2D_GetLineWatermark
  855. * @param DMA2Dx DMA2D Instance
  856. * @retval Line watermark value between Min_Data=0 and Max_Data=0xFFFF
  857. */
  858. __STATIC_INLINE uint32_t LL_DMA2D_GetLineWatermark(DMA2D_TypeDef *DMA2Dx)
  859. {
  860. return (uint32_t)(READ_BIT(DMA2Dx->LWR, DMA2D_LWR_LW));
  861. }
  862. /**
  863. * @brief Set DMA2D dead time, expressed on 8 bits ([7:0] bits).
  864. * @rmtoll AMTCR DT LL_DMA2D_SetDeadTime
  865. * @param DMA2Dx DMA2D Instance
  866. * @param DeadTime Value between Min_Data=0 and Max_Data=0xFF
  867. * @retval None
  868. */
  869. __STATIC_INLINE void LL_DMA2D_SetDeadTime(DMA2D_TypeDef *DMA2Dx, uint32_t DeadTime)
  870. {
  871. MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos));
  872. }
  873. /**
  874. * @brief Return DMA2D dead time, expressed on 8 bits ([7:0] bits).
  875. * @rmtoll AMTCR DT LL_DMA2D_GetDeadTime
  876. * @param DMA2Dx DMA2D Instance
  877. * @retval Dead time value between Min_Data=0 and Max_Data=0xFF
  878. */
  879. __STATIC_INLINE uint32_t LL_DMA2D_GetDeadTime(DMA2D_TypeDef *DMA2Dx)
  880. {
  881. return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos);
  882. }
  883. /**
  884. * @brief Enable DMA2D dead time functionality.
  885. * @rmtoll AMTCR EN LL_DMA2D_EnableDeadTime
  886. * @param DMA2Dx DMA2D Instance
  887. * @retval None
  888. */
  889. __STATIC_INLINE void LL_DMA2D_EnableDeadTime(DMA2D_TypeDef *DMA2Dx)
  890. {
  891. SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN);
  892. }
  893. /**
  894. * @brief Disable DMA2D dead time functionality.
  895. * @rmtoll AMTCR EN LL_DMA2D_DisableDeadTime
  896. * @param DMA2Dx DMA2D Instance
  897. * @retval None
  898. */
  899. __STATIC_INLINE void LL_DMA2D_DisableDeadTime(DMA2D_TypeDef *DMA2Dx)
  900. {
  901. CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN);
  902. }
  903. /**
  904. * @brief Indicate if DMA2D dead time functionality is enabled.
  905. * @rmtoll AMTCR EN LL_DMA2D_IsEnabledDeadTime
  906. * @param DMA2Dx DMA2D Instance
  907. * @retval State of bit (1 or 0).
  908. */
  909. __STATIC_INLINE uint32_t LL_DMA2D_IsEnabledDeadTime(DMA2D_TypeDef *DMA2Dx)
  910. {
  911. return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL);
  912. }
  913. /** @defgroup DMA2D_LL_EF_FGND_Configuration Foreground Configuration Functions
  914. * @{
  915. */
  916. /**
  917. * @brief Set DMA2D foreground memory address, expressed on 32 bits ([31:0] bits).
  918. * @rmtoll FGMAR MA LL_DMA2D_FGND_SetMemAddr
  919. * @param DMA2Dx DMA2D Instance
  920. * @param MemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
  921. * @retval None
  922. */
  923. __STATIC_INLINE void LL_DMA2D_FGND_SetMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress)
  924. {
  925. LL_DMA2D_WriteReg(DMA2Dx, FGMAR, MemoryAddress);
  926. }
  927. /**
  928. * @brief Get DMA2D foreground memory address, expressed on 32 bits ([31:0] bits).
  929. * @rmtoll FGMAR MA LL_DMA2D_FGND_GetMemAddr
  930. * @param DMA2Dx DMA2D Instance
  931. * @retval Foreground memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
  932. */
  933. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetMemAddr(DMA2D_TypeDef *DMA2Dx)
  934. {
  935. return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGMAR));
  936. }
  937. /**
  938. * @brief Enable DMA2D foreground CLUT loading.
  939. * @rmtoll FGPFCCR START LL_DMA2D_FGND_EnableCLUTLoad
  940. * @param DMA2Dx DMA2D Instance
  941. * @retval None
  942. */
  943. __STATIC_INLINE void LL_DMA2D_FGND_EnableCLUTLoad(DMA2D_TypeDef *DMA2Dx)
  944. {
  945. SET_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_START);
  946. }
  947. /**
  948. * @brief Indicate if DMA2D foreground CLUT loading is enabled.
  949. * @rmtoll FGPFCCR START LL_DMA2D_FGND_IsEnabledCLUTLoad
  950. * @param DMA2Dx DMA2D Instance
  951. * @retval State of bit (1 or 0).
  952. */
  953. __STATIC_INLINE uint32_t LL_DMA2D_FGND_IsEnabledCLUTLoad(DMA2D_TypeDef *DMA2Dx)
  954. {
  955. return ((READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_START) == (DMA2D_FGPFCCR_START)) ? 1UL : 0UL);
  956. }
  957. /**
  958. * @brief Set DMA2D foreground color mode.
  959. * @rmtoll FGPFCCR CM LL_DMA2D_FGND_SetColorMode
  960. * @param DMA2Dx DMA2D Instance
  961. * @param ColorMode This parameter can be one of the following values:
  962. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
  963. * @arg @ref LL_DMA2D_INPUT_MODE_RGB888
  964. * @arg @ref LL_DMA2D_INPUT_MODE_RGB565
  965. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
  966. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
  967. * @arg @ref LL_DMA2D_INPUT_MODE_L8
  968. * @arg @ref LL_DMA2D_INPUT_MODE_AL44
  969. * @arg @ref LL_DMA2D_INPUT_MODE_AL88
  970. * @arg @ref LL_DMA2D_INPUT_MODE_L4
  971. * @arg @ref LL_DMA2D_INPUT_MODE_A8
  972. * @arg @ref LL_DMA2D_INPUT_MODE_A4
  973. * @retval None
  974. */
  975. __STATIC_INLINE void LL_DMA2D_FGND_SetColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)
  976. {
  977. MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CM, ColorMode);
  978. }
  979. /**
  980. * @brief Return DMA2D foreground color mode.
  981. * @rmtoll FGPFCCR CM LL_DMA2D_FGND_GetColorMode
  982. * @param DMA2Dx DMA2D Instance
  983. * @retval Returned value can be one of the following values:
  984. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
  985. * @arg @ref LL_DMA2D_INPUT_MODE_RGB888
  986. * @arg @ref LL_DMA2D_INPUT_MODE_RGB565
  987. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
  988. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
  989. * @arg @ref LL_DMA2D_INPUT_MODE_L8
  990. * @arg @ref LL_DMA2D_INPUT_MODE_AL44
  991. * @arg @ref LL_DMA2D_INPUT_MODE_AL88
  992. * @arg @ref LL_DMA2D_INPUT_MODE_L4
  993. * @arg @ref LL_DMA2D_INPUT_MODE_A8
  994. * @arg @ref LL_DMA2D_INPUT_MODE_A4
  995. */
  996. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetColorMode(DMA2D_TypeDef *DMA2Dx)
  997. {
  998. return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CM));
  999. }
  1000. /**
  1001. * @brief Set DMA2D foreground alpha mode.
  1002. * @rmtoll FGPFCCR AM LL_DMA2D_FGND_SetAlphaMode
  1003. * @param DMA2Dx DMA2D Instance
  1004. * @param AphaMode This parameter can be one of the following values:
  1005. * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
  1006. * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
  1007. * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
  1008. * @retval None
  1009. */
  1010. __STATIC_INLINE void LL_DMA2D_FGND_SetAlphaMode(DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode)
  1011. {
  1012. MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AM, AphaMode);
  1013. }
  1014. /**
  1015. * @brief Return DMA2D foreground alpha mode.
  1016. * @rmtoll FGPFCCR AM LL_DMA2D_FGND_GetAlphaMode
  1017. * @param DMA2Dx DMA2D Instance
  1018. * @retval Returned value can be one of the following values:
  1019. * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
  1020. * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
  1021. * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
  1022. */
  1023. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlphaMode(DMA2D_TypeDef *DMA2Dx)
  1024. {
  1025. return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AM));
  1026. }
  1027. /**
  1028. * @brief Set DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits).
  1029. * @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_SetAlpha
  1030. * @param DMA2Dx DMA2D Instance
  1031. * @param Alpha Value between Min_Data=0 and Max_Data=0xFF
  1032. * @retval None
  1033. */
  1034. __STATIC_INLINE void LL_DMA2D_FGND_SetAlpha(DMA2D_TypeDef *DMA2Dx, uint32_t Alpha)
  1035. {
  1036. MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_ALPHA, (Alpha << DMA2D_FGPFCCR_ALPHA_Pos));
  1037. }
  1038. /**
  1039. * @brief Return DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits).
  1040. * @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_GetAlpha
  1041. * @param DMA2Dx DMA2D Instance
  1042. * @retval Alpha value between Min_Data=0 and Max_Data=0xFF
  1043. */
  1044. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlpha(DMA2D_TypeDef *DMA2Dx)
  1045. {
  1046. return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_ALPHA) >> DMA2D_FGPFCCR_ALPHA_Pos);
  1047. }
  1048. /**
  1049. * @brief Set DMA2D foreground Red Blue swap mode.
  1050. * @rmtoll FGPFCCR RBS LL_DMA2D_FGND_SetRBSwapMode
  1051. * @param DMA2Dx DMA2D Instance
  1052. * @param RBSwapMode This parameter can be one of the following values:
  1053. * @arg @ref LL_DMA2D_RB_MODE_REGULAR
  1054. * @arg @ref LL_DMA2D_RB_MODE_SWAP
  1055. * @retval None
  1056. */
  1057. __STATIC_INLINE void LL_DMA2D_FGND_SetRBSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode)
  1058. {
  1059. MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_RBS, RBSwapMode);
  1060. }
  1061. /**
  1062. * @brief Return DMA2D foreground Red Blue swap mode.
  1063. * @rmtoll FGPFCCR RBS LL_DMA2D_FGND_GetRBSwapMode
  1064. * @param DMA2Dx DMA2D Instance
  1065. * @retval Returned value can be one of the following values:
  1066. * @arg @ref LL_DMA2D_RB_MODE_REGULAR
  1067. * @arg @ref LL_DMA2D_RB_MODE_SWAP
  1068. */
  1069. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetRBSwapMode(DMA2D_TypeDef *DMA2Dx)
  1070. {
  1071. return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_RBS));
  1072. }
  1073. /**
  1074. * @brief Set DMA2D foreground alpha inversion mode.
  1075. * @rmtoll FGPFCCR AI LL_DMA2D_FGND_SetAlphaInvMode
  1076. * @param DMA2Dx DMA2D Instance
  1077. * @param AlphaInversionMode This parameter can be one of the following values:
  1078. * @arg @ref LL_DMA2D_ALPHA_REGULAR
  1079. * @arg @ref LL_DMA2D_ALPHA_INVERTED
  1080. * @retval None
  1081. */
  1082. __STATIC_INLINE void LL_DMA2D_FGND_SetAlphaInvMode(DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode)
  1083. {
  1084. MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AI, AlphaInversionMode);
  1085. }
  1086. /**
  1087. * @brief Return DMA2D foreground alpha inversion mode.
  1088. * @rmtoll FGPFCCR AI LL_DMA2D_FGND_GetAlphaInvMode
  1089. * @param DMA2Dx DMA2D Instance
  1090. * @retval Returned value can be one of the following values:
  1091. * @arg @ref LL_DMA2D_ALPHA_REGULAR
  1092. * @arg @ref LL_DMA2D_ALPHA_INVERTED
  1093. */
  1094. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlphaInvMode(DMA2D_TypeDef *DMA2Dx)
  1095. {
  1096. return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AI));
  1097. }
  1098. /**
  1099. * @brief Set DMA2D foreground line offset, expressed on 14 bits ([13:0] bits).
  1100. * @rmtoll FGOR LO LL_DMA2D_FGND_SetLineOffset
  1101. * @param DMA2Dx DMA2D Instance
  1102. * @param LineOffset Value between Min_Data=0 and Max_Data=0x3FF
  1103. * @retval None
  1104. */
  1105. __STATIC_INLINE void LL_DMA2D_FGND_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)
  1106. {
  1107. MODIFY_REG(DMA2Dx->FGOR, DMA2D_FGOR_LO, LineOffset);
  1108. }
  1109. /**
  1110. * @brief Return DMA2D foreground line offset, expressed on 14 bits ([13:0] bits).
  1111. * @rmtoll FGOR LO LL_DMA2D_FGND_GetLineOffset
  1112. * @param DMA2Dx DMA2D Instance
  1113. * @retval Foreground line offset value between Min_Data=0 and Max_Data=0x3FF
  1114. */
  1115. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetLineOffset(DMA2D_TypeDef *DMA2Dx)
  1116. {
  1117. return (uint32_t)(READ_BIT(DMA2Dx->FGOR, DMA2D_FGOR_LO));
  1118. }
  1119. /**
  1120. * @brief Set DMA2D foreground color values, expressed on 24 bits ([23:0] bits).
  1121. * @rmtoll FGCOLR RED LL_DMA2D_FGND_SetColor
  1122. * @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetColor
  1123. * @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetColor
  1124. * @param DMA2Dx DMA2D Instance
  1125. * @param Red Value between Min_Data=0 and Max_Data=0xFF
  1126. * @param Green Value between Min_Data=0 and Max_Data=0xFF
  1127. * @param Blue Value between Min_Data=0 and Max_Data=0xFF
  1128. * @retval None
  1129. */
  1130. __STATIC_INLINE void LL_DMA2D_FGND_SetColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)
  1131. {
  1132. MODIFY_REG(DMA2Dx->FGCOLR, (DMA2D_FGCOLR_RED | DMA2D_FGCOLR_GREEN | DMA2D_FGCOLR_BLUE), \
  1133. ((Red << DMA2D_FGCOLR_RED_Pos) | (Green << DMA2D_FGCOLR_GREEN_Pos) | Blue));
  1134. }
  1135. /**
  1136. * @brief Set DMA2D foreground red color value, expressed on 8 bits ([7:0] bits).
  1137. * @rmtoll FGCOLR RED LL_DMA2D_FGND_SetRedColor
  1138. * @param DMA2Dx DMA2D Instance
  1139. * @param Red Value between Min_Data=0 and Max_Data=0xFF
  1140. * @retval None
  1141. */
  1142. __STATIC_INLINE void LL_DMA2D_FGND_SetRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red)
  1143. {
  1144. MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_RED, (Red << DMA2D_FGCOLR_RED_Pos));
  1145. }
  1146. /**
  1147. * @brief Return DMA2D foreground red color value, expressed on 8 bits ([7:0] bits).
  1148. * @rmtoll FGCOLR RED LL_DMA2D_FGND_GetRedColor
  1149. * @param DMA2Dx DMA2D Instance
  1150. * @retval Red color value between Min_Data=0 and Max_Data=0xFF
  1151. */
  1152. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetRedColor(DMA2D_TypeDef *DMA2Dx)
  1153. {
  1154. return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_RED) >> DMA2D_FGCOLR_RED_Pos);
  1155. }
  1156. /**
  1157. * @brief Set DMA2D foreground green color value, expressed on 8 bits ([7:0] bits).
  1158. * @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetGreenColor
  1159. * @param DMA2Dx DMA2D Instance
  1160. * @param Green Value between Min_Data=0 and Max_Data=0xFF
  1161. * @retval None
  1162. */
  1163. __STATIC_INLINE void LL_DMA2D_FGND_SetGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t Green)
  1164. {
  1165. MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_GREEN, (Green << DMA2D_FGCOLR_GREEN_Pos));
  1166. }
  1167. /**
  1168. * @brief Return DMA2D foreground green color value, expressed on 8 bits ([7:0] bits).
  1169. * @rmtoll FGCOLR GREEN LL_DMA2D_FGND_GetGreenColor
  1170. * @param DMA2Dx DMA2D Instance
  1171. * @retval Green color value between Min_Data=0 and Max_Data=0xFF
  1172. */
  1173. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetGreenColor(DMA2D_TypeDef *DMA2Dx)
  1174. {
  1175. return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_GREEN) >> DMA2D_FGCOLR_GREEN_Pos);
  1176. }
  1177. /**
  1178. * @brief Set DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits).
  1179. * @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetBlueColor
  1180. * @param DMA2Dx DMA2D Instance
  1181. * @param Blue Value between Min_Data=0 and Max_Data=0xFF
  1182. * @retval None
  1183. */
  1184. __STATIC_INLINE void LL_DMA2D_FGND_SetBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t Blue)
  1185. {
  1186. MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_BLUE, Blue);
  1187. }
  1188. /**
  1189. * @brief Return DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits).
  1190. * @rmtoll FGCOLR BLUE LL_DMA2D_FGND_GetBlueColor
  1191. * @param DMA2Dx DMA2D Instance
  1192. * @retval Blue color value between Min_Data=0 and Max_Data=0xFF
  1193. */
  1194. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetBlueColor(DMA2D_TypeDef *DMA2Dx)
  1195. {
  1196. return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_BLUE));
  1197. }
  1198. /**
  1199. * @brief Set DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits).
  1200. * @rmtoll FGCMAR MA LL_DMA2D_FGND_SetCLUTMemAddr
  1201. * @param DMA2Dx DMA2D Instance
  1202. * @param CLUTMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
  1203. * @retval None
  1204. */
  1205. __STATIC_INLINE void LL_DMA2D_FGND_SetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress)
  1206. {
  1207. LL_DMA2D_WriteReg(DMA2Dx, FGCMAR, CLUTMemoryAddress);
  1208. }
  1209. /**
  1210. * @brief Get DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits).
  1211. * @rmtoll FGCMAR MA LL_DMA2D_FGND_GetCLUTMemAddr
  1212. * @param DMA2Dx DMA2D Instance
  1213. * @retval Foreground CLUT memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
  1214. */
  1215. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx)
  1216. {
  1217. return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGCMAR));
  1218. }
  1219. /**
  1220. * @brief Set DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits).
  1221. * @rmtoll FGPFCCR CS LL_DMA2D_FGND_SetCLUTSize
  1222. * @param DMA2Dx DMA2D Instance
  1223. * @param CLUTSize Value between Min_Data=0 and Max_Data=0xFF
  1224. * @retval None
  1225. */
  1226. __STATIC_INLINE void LL_DMA2D_FGND_SetCLUTSize(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize)
  1227. {
  1228. MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CS, (CLUTSize << DMA2D_FGPFCCR_CS_Pos));
  1229. }
  1230. /**
  1231. * @brief Get DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits).
  1232. * @rmtoll FGPFCCR CS LL_DMA2D_FGND_GetCLUTSize
  1233. * @param DMA2Dx DMA2D Instance
  1234. * @retval Foreground CLUT size value between Min_Data=0 and Max_Data=0xFF
  1235. */
  1236. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTSize(DMA2D_TypeDef *DMA2Dx)
  1237. {
  1238. return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CS) >> DMA2D_FGPFCCR_CS_Pos);
  1239. }
  1240. /**
  1241. * @brief Set DMA2D foreground CLUT color mode.
  1242. * @rmtoll FGPFCCR CCM LL_DMA2D_FGND_SetCLUTColorMode
  1243. * @param DMA2Dx DMA2D Instance
  1244. * @param CLUTColorMode This parameter can be one of the following values:
  1245. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
  1246. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
  1247. * @retval None
  1248. */
  1249. __STATIC_INLINE void LL_DMA2D_FGND_SetCLUTColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode)
  1250. {
  1251. MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CCM, CLUTColorMode);
  1252. }
  1253. /**
  1254. * @brief Return DMA2D foreground CLUT color mode.
  1255. * @rmtoll FGPFCCR CCM LL_DMA2D_FGND_GetCLUTColorMode
  1256. * @param DMA2Dx DMA2D Instance
  1257. * @retval Returned value can be one of the following values:
  1258. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
  1259. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
  1260. */
  1261. __STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTColorMode(DMA2D_TypeDef *DMA2Dx)
  1262. {
  1263. return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CCM));
  1264. }
  1265. /**
  1266. * @}
  1267. */
  1268. /** @defgroup DMA2D_LL_EF_BGND_Configuration Background Configuration Functions
  1269. * @{
  1270. */
  1271. /**
  1272. * @brief Set DMA2D background memory address, expressed on 32 bits ([31:0] bits).
  1273. * @rmtoll BGMAR MA LL_DMA2D_BGND_SetMemAddr
  1274. * @param DMA2Dx DMA2D Instance
  1275. * @param MemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
  1276. * @retval None
  1277. */
  1278. __STATIC_INLINE void LL_DMA2D_BGND_SetMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress)
  1279. {
  1280. LL_DMA2D_WriteReg(DMA2Dx, BGMAR, MemoryAddress);
  1281. }
  1282. /**
  1283. * @brief Get DMA2D background memory address, expressed on 32 bits ([31:0] bits).
  1284. * @rmtoll BGMAR MA LL_DMA2D_BGND_GetMemAddr
  1285. * @param DMA2Dx DMA2D Instance
  1286. * @retval Background memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
  1287. */
  1288. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetMemAddr(DMA2D_TypeDef *DMA2Dx)
  1289. {
  1290. return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGMAR));
  1291. }
  1292. /**
  1293. * @brief Enable DMA2D background CLUT loading.
  1294. * @rmtoll BGPFCCR START LL_DMA2D_BGND_EnableCLUTLoad
  1295. * @param DMA2Dx DMA2D Instance
  1296. * @retval None
  1297. */
  1298. __STATIC_INLINE void LL_DMA2D_BGND_EnableCLUTLoad(DMA2D_TypeDef *DMA2Dx)
  1299. {
  1300. SET_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_START);
  1301. }
  1302. /**
  1303. * @brief Indicate if DMA2D background CLUT loading is enabled.
  1304. * @rmtoll BGPFCCR START LL_DMA2D_BGND_IsEnabledCLUTLoad
  1305. * @param DMA2Dx DMA2D Instance
  1306. * @retval State of bit (1 or 0).
  1307. */
  1308. __STATIC_INLINE uint32_t LL_DMA2D_BGND_IsEnabledCLUTLoad(DMA2D_TypeDef *DMA2Dx)
  1309. {
  1310. return ((READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_START) == (DMA2D_BGPFCCR_START)) ? 1UL : 0UL);
  1311. }
  1312. /**
  1313. * @brief Set DMA2D background color mode.
  1314. * @rmtoll BGPFCCR CM LL_DMA2D_BGND_SetColorMode
  1315. * @param DMA2Dx DMA2D Instance
  1316. * @param ColorMode This parameter can be one of the following values:
  1317. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
  1318. * @arg @ref LL_DMA2D_INPUT_MODE_RGB888
  1319. * @arg @ref LL_DMA2D_INPUT_MODE_RGB565
  1320. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
  1321. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
  1322. * @arg @ref LL_DMA2D_INPUT_MODE_L8
  1323. * @arg @ref LL_DMA2D_INPUT_MODE_AL44
  1324. * @arg @ref LL_DMA2D_INPUT_MODE_AL88
  1325. * @arg @ref LL_DMA2D_INPUT_MODE_L4
  1326. * @arg @ref LL_DMA2D_INPUT_MODE_A8
  1327. * @arg @ref LL_DMA2D_INPUT_MODE_A4
  1328. * @retval None
  1329. */
  1330. __STATIC_INLINE void LL_DMA2D_BGND_SetColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)
  1331. {
  1332. MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CM, ColorMode);
  1333. }
  1334. /**
  1335. * @brief Return DMA2D background color mode.
  1336. * @rmtoll BGPFCCR CM LL_DMA2D_BGND_GetColorMode
  1337. * @param DMA2Dx DMA2D Instance
  1338. * @retval Returned value can be one of the following values:
  1339. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
  1340. * @arg @ref LL_DMA2D_INPUT_MODE_RGB888
  1341. * @arg @ref LL_DMA2D_INPUT_MODE_RGB565
  1342. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
  1343. * @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
  1344. * @arg @ref LL_DMA2D_INPUT_MODE_L8
  1345. * @arg @ref LL_DMA2D_INPUT_MODE_AL44
  1346. * @arg @ref LL_DMA2D_INPUT_MODE_AL88
  1347. * @arg @ref LL_DMA2D_INPUT_MODE_L4
  1348. * @arg @ref LL_DMA2D_INPUT_MODE_A8
  1349. * @arg @ref LL_DMA2D_INPUT_MODE_A4
  1350. */
  1351. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetColorMode(DMA2D_TypeDef *DMA2Dx)
  1352. {
  1353. return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CM));
  1354. }
  1355. /**
  1356. * @brief Set DMA2D background alpha mode.
  1357. * @rmtoll BGPFCCR AM LL_DMA2D_BGND_SetAlphaMode
  1358. * @param DMA2Dx DMA2D Instance
  1359. * @param AphaMode This parameter can be one of the following values:
  1360. * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
  1361. * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
  1362. * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
  1363. * @retval None
  1364. */
  1365. __STATIC_INLINE void LL_DMA2D_BGND_SetAlphaMode(DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode)
  1366. {
  1367. MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AM, AphaMode);
  1368. }
  1369. /**
  1370. * @brief Return DMA2D background alpha mode.
  1371. * @rmtoll BGPFCCR AM LL_DMA2D_BGND_GetAlphaMode
  1372. * @param DMA2Dx DMA2D Instance
  1373. * @retval Returned value can be one of the following values:
  1374. * @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
  1375. * @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
  1376. * @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
  1377. */
  1378. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlphaMode(DMA2D_TypeDef *DMA2Dx)
  1379. {
  1380. return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AM));
  1381. }
  1382. /**
  1383. * @brief Set DMA2D background alpha value, expressed on 8 bits ([7:0] bits).
  1384. * @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_SetAlpha
  1385. * @param DMA2Dx DMA2D Instance
  1386. * @param Alpha Value between Min_Data=0 and Max_Data=0xFF
  1387. * @retval None
  1388. */
  1389. __STATIC_INLINE void LL_DMA2D_BGND_SetAlpha(DMA2D_TypeDef *DMA2Dx, uint32_t Alpha)
  1390. {
  1391. MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_ALPHA, (Alpha << DMA2D_BGPFCCR_ALPHA_Pos));
  1392. }
  1393. /**
  1394. * @brief Return DMA2D background alpha value, expressed on 8 bits ([7:0] bits).
  1395. * @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_GetAlpha
  1396. * @param DMA2Dx DMA2D Instance
  1397. * @retval Alpha value between Min_Data=0 and Max_Data=0xFF
  1398. */
  1399. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlpha(DMA2D_TypeDef *DMA2Dx)
  1400. {
  1401. return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_ALPHA) >> DMA2D_BGPFCCR_ALPHA_Pos);
  1402. }
  1403. /**
  1404. * @brief Set DMA2D background Red Blue swap mode.
  1405. * @rmtoll BGPFCCR RBS LL_DMA2D_BGND_SetRBSwapMode
  1406. * @param DMA2Dx DMA2D Instance
  1407. * @param RBSwapMode This parameter can be one of the following values:
  1408. * @arg @ref LL_DMA2D_RB_MODE_REGULAR
  1409. * @arg @ref LL_DMA2D_RB_MODE_SWAP
  1410. * @retval None
  1411. */
  1412. __STATIC_INLINE void LL_DMA2D_BGND_SetRBSwapMode(DMA2D_TypeDef *DMA2Dx, uint32_t RBSwapMode)
  1413. {
  1414. MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_RBS, RBSwapMode);
  1415. }
  1416. /**
  1417. * @brief Return DMA2D background Red Blue swap mode.
  1418. * @rmtoll BGPFCCR RBS LL_DMA2D_BGND_GetRBSwapMode
  1419. * @param DMA2Dx DMA2D Instance
  1420. * @retval Returned value can be one of the following values:
  1421. * @arg @ref LL_DMA2D_RB_MODE_REGULAR
  1422. * @arg @ref LL_DMA2D_RB_MODE_SWAP
  1423. */
  1424. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetRBSwapMode(DMA2D_TypeDef *DMA2Dx)
  1425. {
  1426. return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_RBS));
  1427. }
  1428. /**
  1429. * @brief Set DMA2D background alpha inversion mode.
  1430. * @rmtoll BGPFCCR AI LL_DMA2D_BGND_SetAlphaInvMode
  1431. * @param DMA2Dx DMA2D Instance
  1432. * @param AlphaInversionMode This parameter can be one of the following values:
  1433. * @arg @ref LL_DMA2D_ALPHA_REGULAR
  1434. * @arg @ref LL_DMA2D_ALPHA_INVERTED
  1435. * @retval None
  1436. */
  1437. __STATIC_INLINE void LL_DMA2D_BGND_SetAlphaInvMode(DMA2D_TypeDef *DMA2Dx, uint32_t AlphaInversionMode)
  1438. {
  1439. MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AI, AlphaInversionMode);
  1440. }
  1441. /**
  1442. * @brief Return DMA2D background alpha inversion mode.
  1443. * @rmtoll BGPFCCR AI LL_DMA2D_BGND_GetAlphaInvMode
  1444. * @param DMA2Dx DMA2D Instance
  1445. * @retval Returned value can be one of the following values:
  1446. * @arg @ref LL_DMA2D_ALPHA_REGULAR
  1447. * @arg @ref LL_DMA2D_ALPHA_INVERTED
  1448. */
  1449. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlphaInvMode(DMA2D_TypeDef *DMA2Dx)
  1450. {
  1451. return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AI));
  1452. }
  1453. /**
  1454. * @brief Set DMA2D background line offset, expressed on 14 bits ([13:0] bits).
  1455. * @rmtoll BGOR LO LL_DMA2D_BGND_SetLineOffset
  1456. * @param DMA2Dx DMA2D Instance
  1457. * @param LineOffset Value between Min_Data=0 and Max_Data=0x3FF
  1458. * @retval None
  1459. */
  1460. __STATIC_INLINE void LL_DMA2D_BGND_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)
  1461. {
  1462. MODIFY_REG(DMA2Dx->BGOR, DMA2D_BGOR_LO, LineOffset);
  1463. }
  1464. /**
  1465. * @brief Return DMA2D background line offset, expressed on 14 bits ([13:0] bits).
  1466. * @rmtoll BGOR LO LL_DMA2D_BGND_GetLineOffset
  1467. * @param DMA2Dx DMA2D Instance
  1468. * @retval Background line offset value between Min_Data=0 and Max_Data=0x3FF
  1469. */
  1470. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetLineOffset(DMA2D_TypeDef *DMA2Dx)
  1471. {
  1472. return (uint32_t)(READ_BIT(DMA2Dx->BGOR, DMA2D_BGOR_LO));
  1473. }
  1474. /**
  1475. * @brief Set DMA2D background color values, expressed on 24 bits ([23:0] bits).
  1476. * @rmtoll BGCOLR RED LL_DMA2D_BGND_SetColor
  1477. * @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetColor
  1478. * @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetColor
  1479. * @param DMA2Dx DMA2D Instance
  1480. * @param Red Value between Min_Data=0 and Max_Data=0xFF
  1481. * @param Green Value between Min_Data=0 and Max_Data=0xFF
  1482. * @param Blue Value between Min_Data=0 and Max_Data=0xFF
  1483. * @retval None
  1484. */
  1485. __STATIC_INLINE void LL_DMA2D_BGND_SetColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)
  1486. {
  1487. MODIFY_REG(DMA2Dx->BGCOLR, (DMA2D_BGCOLR_RED | DMA2D_BGCOLR_GREEN | DMA2D_BGCOLR_BLUE), \
  1488. ((Red << DMA2D_BGCOLR_RED_Pos) | (Green << DMA2D_BGCOLR_GREEN_Pos) | Blue));
  1489. }
  1490. /**
  1491. * @brief Set DMA2D background red color value, expressed on 8 bits ([7:0] bits).
  1492. * @rmtoll BGCOLR RED LL_DMA2D_BGND_SetRedColor
  1493. * @param DMA2Dx DMA2D Instance
  1494. * @param Red Value between Min_Data=0 and Max_Data=0xFF
  1495. * @retval None
  1496. */
  1497. __STATIC_INLINE void LL_DMA2D_BGND_SetRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red)
  1498. {
  1499. MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_RED, (Red << DMA2D_BGCOLR_RED_Pos));
  1500. }
  1501. /**
  1502. * @brief Return DMA2D background red color value, expressed on 8 bits ([7:0] bits).
  1503. * @rmtoll BGCOLR RED LL_DMA2D_BGND_GetRedColor
  1504. * @param DMA2Dx DMA2D Instance
  1505. * @retval Red color value between Min_Data=0 and Max_Data=0xFF
  1506. */
  1507. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetRedColor(DMA2D_TypeDef *DMA2Dx)
  1508. {
  1509. return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_RED) >> DMA2D_BGCOLR_RED_Pos);
  1510. }
  1511. /**
  1512. * @brief Set DMA2D background green color value, expressed on 8 bits ([7:0] bits).
  1513. * @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetGreenColor
  1514. * @param DMA2Dx DMA2D Instance
  1515. * @param Green Value between Min_Data=0 and Max_Data=0xFF
  1516. * @retval None
  1517. */
  1518. __STATIC_INLINE void LL_DMA2D_BGND_SetGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t Green)
  1519. {
  1520. MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_GREEN, (Green << DMA2D_BGCOLR_GREEN_Pos));
  1521. }
  1522. /**
  1523. * @brief Return DMA2D background green color value, expressed on 8 bits ([7:0] bits).
  1524. * @rmtoll BGCOLR GREEN LL_DMA2D_BGND_GetGreenColor
  1525. * @param DMA2Dx DMA2D Instance
  1526. * @retval Green color value between Min_Data=0 and Max_Data=0xFF
  1527. */
  1528. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetGreenColor(DMA2D_TypeDef *DMA2Dx)
  1529. {
  1530. return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_GREEN) >> DMA2D_BGCOLR_GREEN_Pos);
  1531. }
  1532. /**
  1533. * @brief Set DMA2D background blue color value, expressed on 8 bits ([7:0] bits).
  1534. * @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetBlueColor
  1535. * @param DMA2Dx DMA2D Instance
  1536. * @param Blue Value between Min_Data=0 and Max_Data=0xFF
  1537. * @retval None
  1538. */
  1539. __STATIC_INLINE void LL_DMA2D_BGND_SetBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t Blue)
  1540. {
  1541. MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_BLUE, Blue);
  1542. }
  1543. /**
  1544. * @brief Return DMA2D background blue color value, expressed on 8 bits ([7:0] bits).
  1545. * @rmtoll BGCOLR BLUE LL_DMA2D_BGND_GetBlueColor
  1546. * @param DMA2Dx DMA2D Instance
  1547. * @retval Blue color value between Min_Data=0 and Max_Data=0xFF
  1548. */
  1549. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetBlueColor(DMA2D_TypeDef *DMA2Dx)
  1550. {
  1551. return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_BLUE));
  1552. }
  1553. /**
  1554. * @brief Set DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits).
  1555. * @rmtoll BGCMAR MA LL_DMA2D_BGND_SetCLUTMemAddr
  1556. * @param DMA2Dx DMA2D Instance
  1557. * @param CLUTMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
  1558. * @retval None
  1559. */
  1560. __STATIC_INLINE void LL_DMA2D_BGND_SetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress)
  1561. {
  1562. LL_DMA2D_WriteReg(DMA2Dx, BGCMAR, CLUTMemoryAddress);
  1563. }
  1564. /**
  1565. * @brief Get DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits).
  1566. * @rmtoll BGCMAR MA LL_DMA2D_BGND_GetCLUTMemAddr
  1567. * @param DMA2Dx DMA2D Instance
  1568. * @retval Background CLUT memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
  1569. */
  1570. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx)
  1571. {
  1572. return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGCMAR));
  1573. }
  1574. /**
  1575. * @brief Set DMA2D background CLUT size, expressed on 8 bits ([7:0] bits).
  1576. * @rmtoll BGPFCCR CS LL_DMA2D_BGND_SetCLUTSize
  1577. * @param DMA2Dx DMA2D Instance
  1578. * @param CLUTSize Value between Min_Data=0 and Max_Data=0xFF
  1579. * @retval None
  1580. */
  1581. __STATIC_INLINE void LL_DMA2D_BGND_SetCLUTSize(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize)
  1582. {
  1583. MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CS, (CLUTSize << DMA2D_BGPFCCR_CS_Pos));
  1584. }
  1585. /**
  1586. * @brief Get DMA2D background CLUT size, expressed on 8 bits ([7:0] bits).
  1587. * @rmtoll BGPFCCR CS LL_DMA2D_BGND_GetCLUTSize
  1588. * @param DMA2Dx DMA2D Instance
  1589. * @retval Background CLUT size value between Min_Data=0 and Max_Data=0xFF
  1590. */
  1591. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTSize(DMA2D_TypeDef *DMA2Dx)
  1592. {
  1593. return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CS) >> DMA2D_BGPFCCR_CS_Pos);
  1594. }
  1595. /**
  1596. * @brief Set DMA2D background CLUT color mode.
  1597. * @rmtoll BGPFCCR CCM LL_DMA2D_BGND_SetCLUTColorMode
  1598. * @param DMA2Dx DMA2D Instance
  1599. * @param CLUTColorMode This parameter can be one of the following values:
  1600. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
  1601. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
  1602. * @retval None
  1603. */
  1604. __STATIC_INLINE void LL_DMA2D_BGND_SetCLUTColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode)
  1605. {
  1606. MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CCM, CLUTColorMode);
  1607. }
  1608. /**
  1609. * @brief Return DMA2D background CLUT color mode.
  1610. * @rmtoll BGPFCCR CCM LL_DMA2D_BGND_GetCLUTColorMode
  1611. * @param DMA2Dx DMA2D Instance
  1612. * @retval Returned value can be one of the following values:
  1613. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
  1614. * @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
  1615. */
  1616. __STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTColorMode(DMA2D_TypeDef *DMA2Dx)
  1617. {
  1618. return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CCM));
  1619. }
  1620. /**
  1621. * @}
  1622. */
  1623. /**
  1624. * @}
  1625. */
  1626. /** @defgroup DMA2D_LL_EF_FLAG_MANAGEMENT Flag Management
  1627. * @{
  1628. */
  1629. /**
  1630. * @brief Check if the DMA2D Configuration Error Interrupt Flag is set or not
  1631. * @rmtoll ISR CEIF LL_DMA2D_IsActiveFlag_CE
  1632. * @param DMA2Dx DMA2D Instance
  1633. * @retval State of bit (1 or 0).
  1634. */
  1635. __STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CE(DMA2D_TypeDef *DMA2Dx)
  1636. {
  1637. return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CEIF) == (DMA2D_ISR_CEIF)) ? 1UL : 0UL);
  1638. }
  1639. /**
  1640. * @brief Check if the DMA2D CLUT Transfer Complete Interrupt Flag is set or not
  1641. * @rmtoll ISR CTCIF LL_DMA2D_IsActiveFlag_CTC
  1642. * @param DMA2Dx DMA2D Instance
  1643. * @retval State of bit (1 or 0).
  1644. */
  1645. __STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CTC(DMA2D_TypeDef *DMA2Dx)
  1646. {
  1647. return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CTCIF) == (DMA2D_ISR_CTCIF)) ? 1UL : 0UL);
  1648. }
  1649. /**
  1650. * @brief Check if the DMA2D CLUT Access Error Interrupt Flag is set or not
  1651. * @rmtoll ISR CAEIF LL_DMA2D_IsActiveFlag_CAE
  1652. * @param DMA2Dx DMA2D Instance
  1653. * @retval State of bit (1 or 0).
  1654. */
  1655. __STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CAE(DMA2D_TypeDef *DMA2Dx)
  1656. {
  1657. return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CAEIF) == (DMA2D_ISR_CAEIF)) ? 1UL : 0UL);
  1658. }
  1659. /**
  1660. * @brief Check if the DMA2D Transfer Watermark Interrupt Flag is set or not
  1661. * @rmtoll ISR TWIF LL_DMA2D_IsActiveFlag_TW
  1662. * @param DMA2Dx DMA2D Instance
  1663. * @retval State of bit (1 or 0).
  1664. */
  1665. __STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TW(DMA2D_TypeDef *DMA2Dx)
  1666. {
  1667. return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TWIF) == (DMA2D_ISR_TWIF)) ? 1UL : 0UL);
  1668. }
  1669. /**
  1670. * @brief Check if the DMA2D Transfer Complete Interrupt Flag is set or not
  1671. * @rmtoll ISR TCIF LL_DMA2D_IsActiveFlag_TC
  1672. * @param DMA2Dx DMA2D Instance
  1673. * @retval State of bit (1 or 0).
  1674. */
  1675. __STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TC(DMA2D_TypeDef *DMA2Dx)
  1676. {
  1677. return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TCIF) == (DMA2D_ISR_TCIF)) ? 1UL : 0UL);
  1678. }
  1679. /**
  1680. * @brief Check if the DMA2D Transfer Error Interrupt Flag is set or not
  1681. * @rmtoll ISR TEIF LL_DMA2D_IsActiveFlag_TE
  1682. * @param DMA2Dx DMA2D Instance
  1683. * @retval State of bit (1 or 0).
  1684. */
  1685. __STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TE(DMA2D_TypeDef *DMA2Dx)
  1686. {
  1687. return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TEIF) == (DMA2D_ISR_TEIF)) ? 1UL : 0UL);
  1688. }
  1689. /**
  1690. * @brief Clear DMA2D Configuration Error Interrupt Flag
  1691. * @rmtoll IFCR CCEIF LL_DMA2D_ClearFlag_CE
  1692. * @param DMA2Dx DMA2D Instance
  1693. * @retval None
  1694. */
  1695. __STATIC_INLINE void LL_DMA2D_ClearFlag_CE(DMA2D_TypeDef *DMA2Dx)
  1696. {
  1697. WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CCEIF);
  1698. }
  1699. /**
  1700. * @brief Clear DMA2D CLUT Transfer Complete Interrupt Flag
  1701. * @rmtoll IFCR CCTCIF LL_DMA2D_ClearFlag_CTC
  1702. * @param DMA2Dx DMA2D Instance
  1703. * @retval None
  1704. */
  1705. __STATIC_INLINE void LL_DMA2D_ClearFlag_CTC(DMA2D_TypeDef *DMA2Dx)
  1706. {
  1707. WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CCTCIF);
  1708. }
  1709. /**
  1710. * @brief Clear DMA2D CLUT Access Error Interrupt Flag
  1711. * @rmtoll IFCR CAECIF LL_DMA2D_ClearFlag_CAE
  1712. * @param DMA2Dx DMA2D Instance
  1713. * @retval None
  1714. */
  1715. __STATIC_INLINE void LL_DMA2D_ClearFlag_CAE(DMA2D_TypeDef *DMA2Dx)
  1716. {
  1717. WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CAECIF);
  1718. }
  1719. /**
  1720. * @brief Clear DMA2D Transfer Watermark Interrupt Flag
  1721. * @rmtoll IFCR CTWIF LL_DMA2D_ClearFlag_TW
  1722. * @param DMA2Dx DMA2D Instance
  1723. * @retval None
  1724. */
  1725. __STATIC_INLINE void LL_DMA2D_ClearFlag_TW(DMA2D_TypeDef *DMA2Dx)
  1726. {
  1727. WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTWIF);
  1728. }
  1729. /**
  1730. * @brief Clear DMA2D Transfer Complete Interrupt Flag
  1731. * @rmtoll IFCR CTCIF LL_DMA2D_ClearFlag_TC
  1732. * @param DMA2Dx DMA2D Instance
  1733. * @retval None
  1734. */
  1735. __STATIC_INLINE void LL_DMA2D_ClearFlag_TC(DMA2D_TypeDef *DMA2Dx)
  1736. {
  1737. WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTCIF);
  1738. }
  1739. /**
  1740. * @brief Clear DMA2D Transfer Error Interrupt Flag
  1741. * @rmtoll IFCR CTEIF LL_DMA2D_ClearFlag_TE
  1742. * @param DMA2Dx DMA2D Instance
  1743. * @retval None
  1744. */
  1745. __STATIC_INLINE void LL_DMA2D_ClearFlag_TE(DMA2D_TypeDef *DMA2Dx)
  1746. {
  1747. WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTEIF);
  1748. }
  1749. /**
  1750. * @}
  1751. */
  1752. /** @defgroup DMA2D_LL_EF_IT_MANAGEMENT Interruption Management
  1753. * @{
  1754. */
  1755. /**
  1756. * @brief Enable Configuration Error Interrupt
  1757. * @rmtoll CR CEIE LL_DMA2D_EnableIT_CE
  1758. * @param DMA2Dx DMA2D Instance
  1759. * @retval None
  1760. */
  1761. __STATIC_INLINE void LL_DMA2D_EnableIT_CE(DMA2D_TypeDef *DMA2Dx)
  1762. {
  1763. SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE);
  1764. }
  1765. /**
  1766. * @brief Enable CLUT Transfer Complete Interrupt
  1767. * @rmtoll CR CTCIE LL_DMA2D_EnableIT_CTC
  1768. * @param DMA2Dx DMA2D Instance
  1769. * @retval None
  1770. */
  1771. __STATIC_INLINE void LL_DMA2D_EnableIT_CTC(DMA2D_TypeDef *DMA2Dx)
  1772. {
  1773. SET_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE);
  1774. }
  1775. /**
  1776. * @brief Enable CLUT Access Error Interrupt
  1777. * @rmtoll CR CAEIE LL_DMA2D_EnableIT_CAE
  1778. * @param DMA2Dx DMA2D Instance
  1779. * @retval None
  1780. */
  1781. __STATIC_INLINE void LL_DMA2D_EnableIT_CAE(DMA2D_TypeDef *DMA2Dx)
  1782. {
  1783. SET_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE);
  1784. }
  1785. /**
  1786. * @brief Enable Transfer Watermark Interrupt
  1787. * @rmtoll CR TWIE LL_DMA2D_EnableIT_TW
  1788. * @param DMA2Dx DMA2D Instance
  1789. * @retval None
  1790. */
  1791. __STATIC_INLINE void LL_DMA2D_EnableIT_TW(DMA2D_TypeDef *DMA2Dx)
  1792. {
  1793. SET_BIT(DMA2Dx->CR, DMA2D_CR_TWIE);
  1794. }
  1795. /**
  1796. * @brief Enable Transfer Complete Interrupt
  1797. * @rmtoll CR TCIE LL_DMA2D_EnableIT_TC
  1798. * @param DMA2Dx DMA2D Instance
  1799. * @retval None
  1800. */
  1801. __STATIC_INLINE void LL_DMA2D_EnableIT_TC(DMA2D_TypeDef *DMA2Dx)
  1802. {
  1803. SET_BIT(DMA2Dx->CR, DMA2D_CR_TCIE);
  1804. }
  1805. /**
  1806. * @brief Enable Transfer Error Interrupt
  1807. * @rmtoll CR TEIE LL_DMA2D_EnableIT_TE
  1808. * @param DMA2Dx DMA2D Instance
  1809. * @retval None
  1810. */
  1811. __STATIC_INLINE void LL_DMA2D_EnableIT_TE(DMA2D_TypeDef *DMA2Dx)
  1812. {
  1813. SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE);
  1814. }
  1815. /**
  1816. * @brief Disable Configuration Error Interrupt
  1817. * @rmtoll CR CEIE LL_DMA2D_DisableIT_CE
  1818. * @param DMA2Dx DMA2D Instance
  1819. * @retval None
  1820. */
  1821. __STATIC_INLINE void LL_DMA2D_DisableIT_CE(DMA2D_TypeDef *DMA2Dx)
  1822. {
  1823. CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE);
  1824. }
  1825. /**
  1826. * @brief Disable CLUT Transfer Complete Interrupt
  1827. * @rmtoll CR CTCIE LL_DMA2D_DisableIT_CTC
  1828. * @param DMA2Dx DMA2D Instance
  1829. * @retval None
  1830. */
  1831. __STATIC_INLINE void LL_DMA2D_DisableIT_CTC(DMA2D_TypeDef *DMA2Dx)
  1832. {
  1833. CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE);
  1834. }
  1835. /**
  1836. * @brief Disable CLUT Access Error Interrupt
  1837. * @rmtoll CR CAEIE LL_DMA2D_DisableIT_CAE
  1838. * @param DMA2Dx DMA2D Instance
  1839. * @retval None
  1840. */
  1841. __STATIC_INLINE void LL_DMA2D_DisableIT_CAE(DMA2D_TypeDef *DMA2Dx)
  1842. {
  1843. CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE);
  1844. }
  1845. /**
  1846. * @brief Disable Transfer Watermark Interrupt
  1847. * @rmtoll CR TWIE LL_DMA2D_DisableIT_TW
  1848. * @param DMA2Dx DMA2D Instance
  1849. * @retval None
  1850. */
  1851. __STATIC_INLINE void LL_DMA2D_DisableIT_TW(DMA2D_TypeDef *DMA2Dx)
  1852. {
  1853. CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TWIE);
  1854. }
  1855. /**
  1856. * @brief Disable Transfer Complete Interrupt
  1857. * @rmtoll CR TCIE LL_DMA2D_DisableIT_TC
  1858. * @param DMA2Dx DMA2D Instance
  1859. * @retval None
  1860. */
  1861. __STATIC_INLINE void LL_DMA2D_DisableIT_TC(DMA2D_TypeDef *DMA2Dx)
  1862. {
  1863. CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TCIE);
  1864. }
  1865. /**
  1866. * @brief Disable Transfer Error Interrupt
  1867. * @rmtoll CR TEIE LL_DMA2D_DisableIT_TE
  1868. * @param DMA2Dx DMA2D Instance
  1869. * @retval None
  1870. */
  1871. __STATIC_INLINE void LL_DMA2D_DisableIT_TE(DMA2D_TypeDef *DMA2Dx)
  1872. {
  1873. CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE);
  1874. }
  1875. /**
  1876. * @brief Check if the DMA2D Configuration Error interrupt source is enabled or disabled.
  1877. * @rmtoll CR CEIE LL_DMA2D_IsEnabledIT_CE
  1878. * @param DMA2Dx DMA2D Instance
  1879. * @retval State of bit (1 or 0).
  1880. */
  1881. __STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CE(DMA2D_TypeDef *DMA2Dx)
  1882. {
  1883. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL);
  1884. }
  1885. /**
  1886. * @brief Check if the DMA2D CLUT Transfer Complete interrupt source is enabled or disabled.
  1887. * @rmtoll CR CTCIE LL_DMA2D_IsEnabledIT_CTC
  1888. * @param DMA2Dx DMA2D Instance
  1889. * @retval State of bit (1 or 0).
  1890. */
  1891. __STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CTC(DMA2D_TypeDef *DMA2Dx)
  1892. {
  1893. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE) == (DMA2D_CR_CTCIE)) ? 1UL : 0UL);
  1894. }
  1895. /**
  1896. * @brief Check if the DMA2D CLUT Access Error interrupt source is enabled or disabled.
  1897. * @rmtoll CR CAEIE LL_DMA2D_IsEnabledIT_CAE
  1898. * @param DMA2Dx DMA2D Instance
  1899. * @retval State of bit (1 or 0).
  1900. */
  1901. __STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CAE(DMA2D_TypeDef *DMA2Dx)
  1902. {
  1903. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE) == (DMA2D_CR_CAEIE)) ? 1UL : 0UL);
  1904. }
  1905. /**
  1906. * @brief Check if the DMA2D Transfer Watermark interrupt source is enabled or disabled.
  1907. * @rmtoll CR TWIE LL_DMA2D_IsEnabledIT_TW
  1908. * @param DMA2Dx DMA2D Instance
  1909. * @retval State of bit (1 or 0).
  1910. */
  1911. __STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TW(DMA2D_TypeDef *DMA2Dx)
  1912. {
  1913. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TWIE) == (DMA2D_CR_TWIE)) ? 1UL : 0UL);
  1914. }
  1915. /**
  1916. * @brief Check if the DMA2D Transfer Complete interrupt source is enabled or disabled.
  1917. * @rmtoll CR TCIE LL_DMA2D_IsEnabledIT_TC
  1918. * @param DMA2Dx DMA2D Instance
  1919. * @retval State of bit (1 or 0).
  1920. */
  1921. __STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TC(DMA2D_TypeDef *DMA2Dx)
  1922. {
  1923. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TCIE) == (DMA2D_CR_TCIE)) ? 1UL : 0UL);
  1924. }
  1925. /**
  1926. * @brief Check if the DMA2D Transfer Error interrupt source is enabled or disabled.
  1927. * @rmtoll CR TEIE LL_DMA2D_IsEnabledIT_TE
  1928. * @param DMA2Dx DMA2D Instance
  1929. * @retval State of bit (1 or 0).
  1930. */
  1931. __STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TE(DMA2D_TypeDef *DMA2Dx)
  1932. {
  1933. return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL);
  1934. }
  1935. /**
  1936. * @}
  1937. */
  1938. #if defined(USE_FULL_LL_DRIVER)
  1939. /** @defgroup DMA2D_LL_EF_Init_Functions Initialization and De-initialization Functions
  1940. * @{
  1941. */
  1942. ErrorStatus LL_DMA2D_DeInit(DMA2D_TypeDef *DMA2Dx);
  1943. ErrorStatus LL_DMA2D_Init(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_InitTypeDef *DMA2D_InitStruct);
  1944. void LL_DMA2D_StructInit(LL_DMA2D_InitTypeDef *DMA2D_InitStruct);
  1945. void LL_DMA2D_ConfigLayer(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg, uint32_t LayerIdx);
  1946. void LL_DMA2D_LayerCfgStructInit(LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg);
  1947. void LL_DMA2D_ConfigOutputColor(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_ColorTypeDef *DMA2D_ColorStruct);
  1948. uint32_t LL_DMA2D_GetOutputBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
  1949. uint32_t LL_DMA2D_GetOutputGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
  1950. uint32_t LL_DMA2D_GetOutputRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
  1951. uint32_t LL_DMA2D_GetOutputAlphaColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
  1952. void LL_DMA2D_ConfigSize(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines, uint32_t NbrOfPixelsPerLines);
  1953. /**
  1954. * @}
  1955. */
  1956. #endif /* USE_FULL_LL_DRIVER */
  1957. /**
  1958. * @}
  1959. */
  1960. /**
  1961. * @}
  1962. */
  1963. #endif /* defined (DMA2D) */
  1964. /**
  1965. * @}
  1966. */
  1967. #ifdef __cplusplus
  1968. }
  1969. #endif
  1970. #endif /* STM32L4xx_LL_DMA2D_H */